
#### Abstract

General Description The MAX9979 fully integrated, high-performance, dualchannel pin electronics integrates multiple automatic test equipment (ATE) functions into a single IC, including driver/comparator/load (DCL), parametric measurement unit (PMU), and built-in (16-bit) level-setting digital-to-analog converters (DACs). The device is ideal for memory and SOC tester applications. Each channel includes a fourlevel pin driver, window comparator, differential comparator, dynamic clamps, a versatile PMU, an active load, a high-voltage (VHH) programmable level, and 14 independent level-setting DACs. The MAX9979 features programmable cable-droop compensation for the driver output and for the comparator input, adjustable driver output resistance that allows optimal performance over typical data-path transmission-line variations, slew-rate adjustment, and a programmable high-voltage driver output. The MAX9979 driver features a wide $8 \mathrm{~V}(-1.5 \mathrm{~V}$ to +6.5 V ) high-speed operating voltage range and a VHH programmable range of up to +13 V . Operation modes include high-impedance, active-termination (3rd-level drive) and VHH (4th-level drive) modes. The device is highly linear even at low voltage swings. The driver provides highspeed differential control inputs compatible with most high-speed logic families. The window comparators provide extremely low timing variation over changes in slew rate, pulse width, and overdrive voltage. In high-impedance mode, the MAX9979 features dynamic clamps that dampen high-speed device-under-test (DUT) waveforms. The 20mA active load facilitates fast contact testing when used in conjunction with the comparators, and functions as a pullup/pulldown for open-drain/collector DUT outputs. The PMU offers five current ranges from $\pm 2 \mu \mathrm{~A}$ to $\pm 50 \mathrm{~mA}$ and can force and measure current or voltage. An SPITM-compatible serial interface configures the MAX9979.

The MAX9979 is available in a small footprint, 68-pin (10mm $\times 10 \mathrm{~mm} \times 1 \mathrm{~mm}$ ) TQFN-EP-IDP package with exposed pad on the top for easy heat removal. Power dissipation is 1.2 W per channel (typ) over the full operating voltage range with the active load disabled. The MAX9979 operates over an internal die temperature range of $+40^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$ and provides a temperature monitor output.


## Applications

Memory ATE Testers
sOC ATE Testers

Features<br>- High Speed: 1.1Gbps at 1VP-P<br>- Extremely Low Power Dissipation: 1.2W/Channel (Active Load Disabled)<br>- Wide Voltage Range: -1.5V to +6.5 V and Up to 13 V VHH<br>- Wide Voltage Swing Range: 50mVp-p to 13Vp-P<br>Low-Leak Mode: 10nA max<br>- Integrated Termination-on-the-Fly (3rd-Level Drive)<br>- Integrated VHH High Voltage (4th-Level Drive)<br>- Integrated Voltage Clamps<br>- Integrated 20mA Active Load<br>- Integrated Per-Pin PMU<br>- Integrated Level-Setting CALDACs<br>- Programmable Cable-Droop Compensation for Both Driver Output and Comparator Input<br>- Programmable Driver Output Impedance<br>- Four Slew-Rate Settings for Driver Output<br>- Analog Measure Bus<br>- Very Low Timing Dispersion<br>- Minimal External Component Count<br>- SPI-Compatible Serial Control Interface<br>-68-Pin Thermally Enhanced TQFN Package with Top-Side Heat Removal

## Ordering Information

| PART | TEMP RANGE | PIN-PACKAGE |
| :---: | :---: | :--- |
| MAX9979KCTK + | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 68 TQFN-EP-IDP* |

+Denotes a lead(Pb)-free/RoHS-compliant package
*EP-IDP = Exposed pad, inverted die pad.

Pin Configuration and Typical Operating Circuit appear at end of data sheet.

SPI is a trademark of Motorola, Inc.

# Dual 1.1Gbps Pin Electronics with Integrated PMU and Level-Setting DACs 

## ABSOLUTE MAXIMUM RATINGS



*Dissipation wattage values are based on still air with no heatsink. Actual maximum power dissipation is a function of heat extraction technique and may be substantially higher.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## PACKAGE THERMAL CHARACTERISTICS**

TQFN

$$
\text { Junction-to-Case Thermal Resistance ( } \theta \mathrm{JA} \text { )............... } 8.0^{\circ} \mathrm{C} / \mathrm{W}
$$

Junction-to-Ambient Thermal Resistance ( $\theta \mathrm{JC}$ ). $\qquad$ $.0 .3^{\circ} \mathrm{C} / \mathrm{N}$
**Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maxim-ic.com/thermal-tutorial.

## ELECTRICAL CHARACTERISTICS

$\left(V_{C C}=9.75 \mathrm{~V}, \mathrm{~V}_{E E}=-4.75 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{HHP}}=17.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DHV}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DLV}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DTV}}=1.5 \mathrm{~V}, \mathrm{SC} 1=\mathrm{SCO}=0 \mathrm{~V}, \mathrm{~V}_{C P H V}=7.2 \mathrm{~V}\right.$, $V_{C P L V}=-2.2 \mathrm{~V}, \mathrm{~V}_{\text {CTV }}=1.4 \mathrm{~V}, \mathrm{~V}_{B V_{-}}=4 \mathrm{~V}, \mathrm{~V}_{\text {DGS }}=\mathrm{V}_{G N D}=\overline{0} \mathrm{~V}^{2}, \mathrm{~V}_{\text {CHV }}=\mathrm{V}_{\text {IVMAX }}=2 \mathrm{~V}, \mathrm{~V}_{\text {CLV }}=\mathrm{V}_{\text {IVMIN_ }}=1 \mathrm{~V}, \mathrm{~V}_{C O M}=2.5 \mathrm{~V}$, $\mathrm{V}_{\text {LDHV }}^{-}=0 \mathrm{~V}, \mathrm{~V}_{\text {LDLV }}^{-}=-0 \mathrm{~V}, \mathrm{~V}_{I N_{-}}=2.5 \overline{\mathrm{~V}}, \mathrm{~V}_{\mathrm{VIOS}}=0 \mathrm{~V}, \mathrm{~V}_{\text {IIOS }}=2.5 \mathrm{~V}, \mathrm{~V}_{\text {CLAMPHI }}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CLAMPLO}}=0 \overline{\mathrm{~V}}, \mathrm{~V}_{H H}=\overline{10} \mathrm{~V}, \mathrm{CDRP}=0 \overline{\mathrm{~b}} 001, \mathrm{RO}$ $=0 \mathrm{~b} 1000, \mathrm{HYST}=0 \mathrm{~b} 000, \mathrm{Z} \mathrm{LOAD}=50 \Omega, \mathrm{TJ}=+70^{\circ} \mathrm{C}$ to an accuracy of $\pm 15^{\circ} \mathrm{C}$, unless otherwise noted. All temperature coefficients are measured at $\mathrm{T}_{J}=+40^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DRIVER |  |  |  |  |  |  |
| DC CHARACTERISTICS ( $\mathrm{R}_{\mathrm{L}} \geq 10 \mathrm{M} \Omega$, unless otherwise noted; includes DAC error) |  |  |  |  |  |  |
| Output-Voltage Range | VDHV | $V_{\text {DLV }}=-1.5 \mathrm{~V}, \mathrm{~V}_{\text {DTV }}=1.5 \mathrm{~V}$ | -1.45 to +6.50 |  |  | V |
|  | VDLV | $\mathrm{V}_{\text {DHV }}=6.5 \mathrm{~V}, \mathrm{~V}_{\text {DTV }} \mathrm{V}_{\text {- }}=1.5 \mathrm{~V}$ | -1.50 to +6.45 |  |  |  |
|  | VDTV | $\mathrm{V}_{\text {DHV }}=6.5 \mathrm{~V}, \mathrm{~V}_{\text {DLV }}=-1.5 \mathrm{~V}$ ( Note 2) | -1.50 |  | +6.50 |  |
| Output Offset Voltage | VDHV | $\mathrm{V}_{\text {DHV }}=3 \mathrm{~V}, \mathrm{~V}_{\text {DLV }}=-1.5 \mathrm{~V}, \mathrm{~V}_{\text {DTV_ }}=1.5 \mathrm{~V}$ |  |  | $\pm 5$ | mV |
|  | VDLV | $V_{D L V_{-}}=0 \mathrm{~V}, \mathrm{~V}_{\text {DHV }}=6.5 \mathrm{~V}, \mathrm{~V}_{\text {DTV }}=1.5 \mathrm{~V}$ |  |  | $\pm 5$ |  |
|  | VDTV | $\mathrm{V}_{\text {DTV_- }}=1.5 \mathrm{~V}, \mathrm{~V}_{\text {DHV }}=6.5 \mathrm{~V}, \mathrm{~V}_{\text {DLV }}=-1.5 \mathrm{~V}$ |  |  | $\pm 5$ |  |
| Output-Voltage Temperature Coefficient (Notes 3, 4) |  | DHV_, DLV_, DTV_ |  | $\pm 75$ | $\pm 500$ | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |

## Dual 1.1Gbps Pin Electronics with Integrated PMU and Level-Setting DACs

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}_{C C}=9.75 \mathrm{~V}, \mathrm{~V}_{E E}=-4.75 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{HHP}}=17.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DHV}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DLV}}=0 \mathrm{~V}, \mathrm{~V}_{D T V}=1.5 \mathrm{~V}, \mathrm{SC} 1=\mathrm{SCO}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CPHV}}=7.2 \mathrm{~V}\right.$, $\mathrm{V}_{\text {CPLV }}=-2.2 \mathrm{~V}, \mathrm{~V}_{\text {CTV }}=1.4 \mathrm{~V}, \mathrm{~V}_{\text {BV }}=4 \mathrm{~V}, \mathrm{~V}_{\text {DGS }}=\mathrm{V}_{\text {GND }}=\overline{0} \mathrm{~V}, \mathrm{~V}_{\text {CHV }}=-\mathrm{V}_{\text {IVMAX }}=\overline{2} \mathrm{~V}, \mathrm{~V}_{\text {CLV }}=\mathrm{V}_{\text {IVMIN }}=1 \mathrm{~V}, \mathrm{~V}_{\text {COM }}^{-}=2.5 \mathrm{~V}$,
 $=0 \mathrm{~b} 1000, \mathrm{HYST}=0 \mathrm{~b} 000, \mathrm{Z} \mathrm{LOAD}=50 \Omega, \mathrm{~T} J=+70^{\circ} \mathrm{C}$ to an accuracy of $\pm 15^{\circ} \mathrm{C}$, unless otherwise noted. All temperature coefficients are measured at $\mathrm{T}_{J}=+40^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Gain | ADHV_ | $V_{D L V_{-}}=-1.5 \mathrm{~V}, V_{D T V_{-}}=1.5 \mathrm{~V}, V_{D H V_{-}}=0 \mathrm{~V}$ and 4.5 V |  | 0.998 | 1 | 1.002 | V/V |
|  | AdLV | $\mathrm{V}_{\text {DHV }}=6.5 \mathrm{~V}, \mathrm{~V}_{\text {DTV }}=1.5 \mathrm{~V}, \mathrm{~V}_{\text {DLV }}=0 \mathrm{~V}$$\text { and } 4.5 \mathrm{~V}$ |  | 0.998 | 1 | 1.002 |  |
|  | AdTV | $V_{D H V}=6.5 \mathrm{~V}, \mathrm{~V}_{D L V_{-}}=-1.5 \mathrm{~V}, \mathrm{~V}_{\text {DTV }_{-}}=0 \mathrm{~V}$ and 4.5 V |  | 0.998 | 1 | 1.002 |  |
| Linearity Error |  | 0 to 3 V relative to calibration points at 0 and 3 V | $\begin{aligned} & V_{\text {DLV }}^{-}=-1.5 \mathrm{~V}, \mathrm{~V}_{\text {DTV }} \\ & =1.5 \mathrm{~V}, \mathrm{~V}_{\text {DHV }}=0 \mathrm{~V}, \\ & 0.75 \mathrm{~V}, 1.5 \mathrm{~V}, 2.25 \mathrm{~V}, 3 \mathrm{~V} \end{aligned}$ |  |  | $\pm 2$ | mV |
|  |  |  | $\begin{aligned} & V_{D H V}=6.5 \mathrm{~V}^{2}, \mathrm{~V}_{\mathrm{DTV}}= \\ & 1.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DLV}}=0 \mathrm{~V}, \\ & 0.75 \mathrm{~V}, 1.5 \mathrm{~V}, 2.25 \mathrm{~V}, 3 \mathrm{~V} \end{aligned}$ |  |  | $\pm 2$ |  |
|  |  |  | $\begin{aligned} & V_{D L V}=-1.5 \mathrm{~V}, \mathrm{~V}_{\text {DHV }} \\ & =6.5 \mathrm{~V}, \mathrm{~V}_{\text {DTV }}=0 \mathrm{~V}, \\ & 0.75 \mathrm{~V}, 1.5 \mathrm{~V}, 2.25 \mathrm{~V}, 3 \mathrm{~V} \end{aligned}$ |  |  | $\pm 2$ |  |
|  |  | -1 V to 6 V relative to calibration points at 0 and 3 V | $\begin{aligned} & \mathrm{V}_{\mathrm{DLV}_{-}}=-1.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DTV}_{-}} \\ & =1.5 \mathrm{~V}, \mathrm{~V}_{\text {DHV }}=-1 \mathrm{~V} \\ & \text { and } 6 \mathrm{~V} \end{aligned}$ |  |  | $\pm 4.5$ |  |
|  |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{DHV}_{-}}=6.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DTV}}= \\ & 1.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DLV}}=-1 \mathrm{~V} \\ & \text { and } 6 \mathrm{~V} \end{aligned}$ |  |  | $\pm 4.5$ |  |
|  |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{DLV}_{-}}=-1.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DHV}} \\ & =6.5 \mathrm{~V}, \mathrm{~V}_{\text {DTV }}=-1 \mathrm{~V} \\ & \text { and } 6 \mathrm{~V} \end{aligned}$ |  |  | $\pm 4.5$ |  |
|  |  | Full range relative to calibration points at 0 and 3 V | $\begin{aligned} & \mathrm{V}_{\text {DLV }_{-}}=-1.5 \mathrm{~V}, \mathrm{~V}_{\text {DTV }} \\ & =1.5 \mathrm{~V}, \mathrm{~V}_{\text {DHV }}= \\ & -1.25 \mathrm{~V} \text { and } 6.5 \mathrm{~V} \end{aligned}$ |  |  | $\pm 6$ |  |
|  |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{DHV}_{-}}=6.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DTV}_{-}}= \\ & 1.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DLV}}=-1.5 \mathrm{~V} \\ & \text { and } 6.25 \mathrm{~V} \end{aligned}$ |  |  | $\pm 6$ |  |
|  |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{DLV}}=-1.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DHV}} \\ & =6.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DTV}}=-1.5 \mathrm{~V} \\ & \text { and } 6.5 \mathrm{~V} \end{aligned}$ |  |  | $\pm 6$ |  |

## Dual 1.1Gbps Pin Electronics with Integrated PMU and Level-Setting DACs

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}_{C C}=9.75 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-4.75 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{HHP}}=17.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DHV}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DLV}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DTV}}=1.5 \mathrm{~V}, \mathrm{SC} 1=\mathrm{SCO}=0 \mathrm{~V}, \mathrm{~V}_{C P H V}=7.2 \mathrm{~V}\right.$, $\mathrm{V}_{\text {CPLV }}=-2.2 \mathrm{~V}, \mathrm{~V}_{\text {CTV }}=1.4 \mathrm{~V}, \mathrm{~V}_{\text {BV }}=4 \mathrm{~V}, \mathrm{~V}_{\text {DGS }}=\mathrm{V}_{\text {GND }}=\overline{\mathrm{O}} \mathrm{V}, \mathrm{V}_{\text {CHV }}=-\mathrm{V}_{\text {IVMAX }}=\overline{2} \mathrm{~V}, \mathrm{~V}_{\text {CLV }}=\mathrm{V}_{\text {IVMIN }}=1 \mathrm{~V}, \mathrm{~V}_{\text {COM }}^{-}=2.5 \mathrm{~V}$, $\mathrm{V}_{\text {LDHV }}^{-}=0 \mathrm{~V}, \mathrm{~V}_{\text {LDLV_ }}=0 \mathrm{~V}, \mathrm{~V}_{I N_{-}}=2.5 \overline{\mathrm{~V}}, \mathrm{~V}_{\mathrm{VIOS}}=0 \mathrm{~V}, \mathrm{~V}_{I I O S}=2.5 \mathrm{~V}, \mathrm{~V}_{\text {CLAMPHI }}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CLAMPLO}}=0 \overline{\mathrm{~V}}, \mathrm{~V}_{H H}=\overline{10 V}, C D R P=0 \overline{\mathrm{~b}} 001, R \mathrm{RO}$ $=0 \mathrm{~b} 1000, \mathrm{HYST}=0 \overline{\mathrm{~b}} 000, \mathrm{ZLOAD}=50 \Omega, \mathrm{TJ}=+70^{\circ} \mathrm{C}$ to an accuracy of $\pm 15^{\circ} \mathrm{C}$, unless otherwise noted. All temperature coefficients are measured at $\mathrm{T}_{J}=+40^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Crosstalk |  | DHV_ to DLV_ | $\begin{aligned} & \mathrm{V}_{\text {DLV }}=0 \mathrm{~V}, \mathrm{~V}_{\text {DTV }}= \\ & 1.5 \mathrm{~V}, \mathrm{~V}_{\text {DHV }}=0.2 \mathrm{~V} \\ & \text { and } 6.5 \mathrm{~V} \end{aligned}$ |  |  | $\pm 7$ | mV |
|  |  | DLV_ to DHV_ | $\begin{aligned} & \mathrm{V}_{\text {DHV }}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DTV}}= \\ & 1.5 \mathrm{~V}, \mathrm{~V}_{\text {DLV }}=-1.5 \end{aligned}$ and 4.8V |  |  | $\pm 7$ |  |
|  |  | DTV_ to DLV_ and DHV_ | $V_{D H V_{-}}=3 V, V_{D L V_{-}}=$ OV, $\mathrm{V}_{\text {DTV_ }}=-1.5 \mathrm{~V}$ and 6.5V |  |  | $\pm 2$ |  |
|  |  | DHV_ to DTV_ | $\mathrm{V}_{\text {DTV }}=1.5 \mathrm{~V}, \mathrm{~V}_{\text {DLV }}=$ OV, $\mathrm{V}_{\text {DHV }}=1.6 \mathrm{~V}$ and $3 V$ |  |  | $\pm 3$ |  |
|  |  | DLV_ to DTV_ | $\begin{aligned} & V_{D T V_{-}}=1.5 \mathrm{~V}, \mathrm{~V}_{\text {DHV }}= \\ & 3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DLV}}=0 \\ & \text { and 1.4V } \end{aligned}$ |  |  | $\pm 3$ |  |
| Term Voltage |  | Dependence on DATA | $\begin{aligned} & V_{D T V_{-}}=1.5 \mathrm{~V}, \mathrm{~V}_{\text {DHV }}= \\ & 3 \mathrm{~V}, \mathrm{~V}_{\text {DLV_ }}=0 \mathrm{~V}, \\ & \text { DATA_ }=0 \text { and } 1 \end{aligned}$ |  |  | $\pm 2$ | mV |
| DC Power-Supply Rejection (Note 5) |  | DHV_ | $\mathrm{V}_{\text {DHV_ }}=3 \mathrm{~V}$ | 40 |  |  | dB |
|  |  | DLV_ | $\mathrm{V}_{\text {DLV_ }}=0 \mathrm{~V}$ | 40 |  |  |  |
|  |  | DTV_ | $\mathrm{V}_{\text {DTV_ }}=1.5 \mathrm{~V}$ | 40 |  |  |  |
| DC Drive Current Limit |  | $\begin{aligned} & V_{D H V}=6.5 \mathrm{~V}, \\ & V_{D L V}=-1.5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \text { DATA_ }=1, \text { V }_{\text {DUT }}^{-} \\ & -1.5 \mathrm{~V} \end{aligned}$ | +60 |  | +110 | mA |
|  |  |  | $\begin{aligned} & \text { DATA_ }=0, \text { V }_{\text {DUT }}^{-} \\ & 6.5 \mathrm{~V} \end{aligned}$ | -110 |  | -60 |  |
| DC Output Resistance |  | (Note 6) |  | 48 | 50 | 52 | $\Omega$ |
| DC Output Resistance Variation (Note 7) |  | $\begin{aligned} & \text { DATA_ }=1, V_{\text {DHV }}=3 \mathrm{~V}, \mathrm{~V}_{\text {DLV_ }}=0 \mathrm{~V}, \mathrm{~V}_{\text {DTV_ }}= \\ & 1.5 \mathrm{~V}, \text { IDUT_ }^{2}=1 \mathrm{~mA}, 8 \mathrm{~mA}, 15 \mathrm{~mA}, 40 \mathrm{~mA} \end{aligned}$ |  |  | 1 | 2 | $\Omega$ |
|  |  | $\begin{aligned} & \text { DATA_ }=0, V_{D H V}=3 \mathrm{~V}, \mathrm{~V}_{\text {DLV_ }}=0 \mathrm{OV}, \mathrm{~V}_{\mathrm{DTV}_{-}}= \\ & 1.5 \mathrm{~V}, \text { IDUT_ }=-1 \mathrm{~mA},-8 \mathrm{~mA},-15 \mathrm{~mA},-40 \mathrm{~mA} \end{aligned}$ |  |  | 1 | 2 |  |
| Adjustable Output Resistance Range |  | $\begin{aligned} & \mathrm{RO}=0 \times F \text { vs. } \mathrm{RO}_{\mathrm{O}}=0 \times 8 \text { and } \mathrm{RO}_{0}=0 \times 0 \text { vs. } \\ & \mathrm{RO}_{\mathrm{O}}=0 \times 8 \text {, resolution of } 0.36 \Omega \text { (Note 6) } \end{aligned}$ |  | $\pm 2.5$ |  |  | $\Omega$ |

# Dual 1.1Gbps Pin Electronics with Integrated PMU and Level-Setting DACs 

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}_{C C}=9.75 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-4.75 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{HHP}}=17.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DHV}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DLV}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DTV}}=1.5 \mathrm{~V}, \mathrm{SC} 1=\mathrm{SCO}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CPHV}}=7.2 \mathrm{~V}\right.$,
 $\mathrm{V}_{\text {LDHV- }}=0 \mathrm{~V}, \mathrm{~V}_{\text {LDLV_ }}=-0 \mathrm{~V}, \mathrm{~V}_{I N_{-}}=2.5 \overline{\mathrm{~V}}, \mathrm{~V}_{\mathrm{VIOS}}=0 \mathrm{~V}, \mathrm{~V}_{\text {IIOS }}=2.5 \mathrm{~V}, \mathrm{~V}_{\text {CLAMPHI }}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CLAMPLO}}=0 \overline{\mathrm{~V}}, \mathrm{~V}_{\text {HH }}=\overline{10} \mathrm{~V}, \mathrm{CDRP}=0 \overline{\mathrm{~b}} 001, \mathrm{RO}$ $=0 \mathrm{~b} 1000, \mathrm{HYST}=\overline{\mathrm{b}} 000, \mathrm{Z} \mathrm{LOAD}=50 \Omega, \mathrm{~T} J=+70^{\circ} \mathrm{C}$ to an accuracy of $\pm 15^{\circ} \mathrm{C}$, unless otherwise noted. All temperature coefficients are measured at $\mathrm{T}_{J}=+40^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AC CHARACTERISTICS (RDUT_ $=50 \Omega$ to Ground) (Note 8) |  |  |  |  |  |  |
| Dynamic Drive Current |  | (Note 9) |  | $\pm 130$ |  | mA |
| Drive-Mode Overshoot |  | Cable-droop compensation off, $\mathrm{V}_{\text {DLV }}=0 \mathrm{~V}$, $\mathrm{V}_{\text {DHV_ }}=0.1 \mathrm{~V}$ |  | 30 |  | mV |
|  |  | Cable-droop compensation off, $\mathrm{V}_{\mathrm{DLV}}=0 \mathrm{~V}$, $V_{D H V}=1 \mathrm{~V}$ |  | 40 |  |  |
|  |  | Cable-droop compensation off, $\mathrm{V}_{\text {DLV }}=0 \mathrm{~V}$, $\mathrm{V}_{\text {DHV }}=3 \mathrm{~V}$ |  | 50 |  |  |
|  |  | Cable-droop compensation off, $\mathrm{V}_{\mathrm{DLV}}=0 \mathrm{~V}$, $V_{D H V}=5 \mathrm{~V}$ |  | 50 |  |  |
| Cable-Droop Compensation |  | $V_{D L V}=0 \mathrm{~V}, \mathrm{~V}_{\text {DHV }}=3 \mathrm{~V}, \mathrm{CDRP}_{-}=0 \mathrm{~b} 000$ |  | 0 |  | \% |
|  |  | $\mathrm{V}_{\text {DLV }}=0 \mathrm{~V}, \mathrm{~V}_{\text {DHV }}=3 \mathrm{~V}, \mathrm{CDRP}_{-}=0 \mathrm{~b} 111$ |  | 10 |  |  |
| Termination-Mode Overshoot |  | Cable-droop compensation off (Note 10) |  | 0 |  | mV |
| Settling Time (Notes 4, 11) |  | To within 100 mV , $\mathrm{V}_{\text {DHV }}=5 \mathrm{~V}, \mathrm{~V}_{\text {DLV }}=0 \mathrm{~V}$ |  | 0.25 | 1 | ns |
|  |  | To within 50 mV , $\mathrm{V}_{\text {DHV }}=3 \mathrm{~V}, \mathrm{~V}_{\text {DLV }}=0 \mathrm{~V}$ |  | 0.25 | 1 |  |
|  |  | To within $50 \mathrm{mV}, \mathrm{V}_{\text {DHV }}=0.5 \mathrm{~V}, \mathrm{~V}_{\text {DLV }}=0 \mathrm{~V}$ |  | 0.25 | 1 |  |
| TIMING CHARACTERISTICS (Notes 8, 12) |  |  |  |  |  |  |
| Propagation Delay |  | Data to output, $\mathrm{V}_{\text {DHV }}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DLV}_{-}}=0 \mathrm{~V}$ (Note 13) | 1 | 1.9 | 4 | ns |
|  |  | Drive to term, term to drive (Notes 4, 14) | 1.7 | 2.7 | 3.7 |  |
|  |  | Drive to high impedance, high impedance to drive, $\mathrm{V}_{\text {DHV }}=1 \mathrm{~V}, \mathrm{~V}_{\text {DLV }}=-1 \mathrm{~V}$ (Notes 4, 15) | 1.4 | 2.4 | 3.4 |  |
| Propagation-Delay Match |  | tLH vs. thl (Note 4) |  | $\pm 40$ | $\pm 80$ | ps |
|  |  | Drivers within package, same edge |  | $\pm 40$ |  |  |
|  |  | Drive to high impedance vs. high impedance to drive, $\mathrm{V}_{\text {DHV }}=1 \mathrm{~V}$, $V_{D L V}=-1 V($ Note 16) |  | $\pm 0.5$ |  | ns |
|  |  | High impedance vs. data |  | $\pm 0.5$ |  |  |
|  |  | Drive to term vs. term to drive, $\mathrm{V}_{\mathrm{DH}} \mathrm{V}_{-}=3 \mathrm{~V}$, $\mathrm{V}_{\text {DLV_ }}=0 \mathrm{~V}, \mathrm{~V}_{\text {DTV_ }}=1.5 \mathrm{~V}$ (Note 17) |  | $\pm 0.3$ |  |  |
|  |  | Terminate vs. data |  | $\pm 0.8$ |  |  |
| Propagation-Delay Channel Match |  | Differential mode, $\mathrm{V}_{\mathrm{DHV}}=1 \mathrm{~V}, \mathrm{~V}_{\mathrm{DLV}}=0 \mathrm{~V}$, channel 1 inverted, DIFFERENTIALO $=1$, INVERT1 = 1 |  | $\pm 40$ |  | ps |

## Dual 1.1Gbps Pin Electronics with Integrated PMU and Level-Setting DACs

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}_{C C}=9.75 \mathrm{~V}, \mathrm{~V}_{E E}=-4.75 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{HHP}}=17.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DHV}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DLV}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DTV}}=1.5 \mathrm{~V}, \mathrm{SC} 1=\mathrm{SCO}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CPH}}=7.2 \mathrm{~V}\right.$, $V_{C P L V}=-2.2 \mathrm{~V}, \mathrm{~V}_{\text {CTV }}=1.4 \mathrm{~V}, \mathrm{~V}_{B V_{-}}=4 \mathrm{~V}, \mathrm{~V}_{\text {DGS }}=\mathrm{V}_{G N D}=\overline{0} \mathrm{~V}, \mathrm{~V}_{\text {CHV }}=\mathrm{V}_{\text {IVMAX }}=\overline{\mathrm{V}}, \mathrm{V}_{\text {CLV }}=\mathrm{V}_{\text {IVMIN_ }}=1 \mathrm{~V}, \mathrm{~V}_{\text {COM }}=2.5 \mathrm{~V}$, $\mathrm{V}_{\text {LDHV }}^{-}=0 \mathrm{~V}, \mathrm{~V}_{\text {LDLV_ }}=-0 \mathrm{~V}, \mathrm{~V}_{I N_{-}}=2.5 \overline{\mathrm{~V}}, \mathrm{~V}_{\mathrm{VIOS}}=0 \mathrm{~V}, \mathrm{~V}_{I I O S}=2.5 \mathrm{~V}, \mathrm{~V}_{\text {CLAMPHI }}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CLAMPLO}}=0 \overline{\mathrm{~V}}, \mathrm{~V}_{\text {HH }}=\overline{10} \mathrm{~V}, \mathrm{CDRP}=0 \overline{\mathrm{~b}} 001, \mathrm{RO}$ $=0 \mathrm{~b} 1000, \mathrm{HYST}=0 \overline{\mathrm{~b}} 000, \mathrm{ZLOAD}=50 \Omega, \mathrm{TJ}=+70^{\circ} \mathrm{C}$ to an accuracy of $\pm 15^{\circ} \mathrm{C}$, unless otherwise noted. All temperature coefficients are measured at $\mathrm{T}_{J}=+40^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Propagation-Delay Temperature Coefficient |  | $\mathrm{V}_{\text {DHV }}=3 \mathrm{~V}, \mathrm{~V}_{\text {DLV }}=0 \mathrm{~V}$ (Note 4) |  |  | 3 | 5 | ps/ ${ }^{\circ} \mathrm{C}$ |
| Propagation-Delay Change |  | Change vs. pulse width (Note 18) | $V_{D H V_{-}}=1 \mathrm{~V}, \mathrm{~V}_{\text {DLV }}=$ OV, 1ns to $24 n s$ pulse width (Note 4) |  | $\pm 25$ | $\pm 60$ | ps |
|  |  |  | $V_{D H V}=3 \mathrm{~V}, \mathrm{~V}_{\text {DLV }}=$ OV, 1ns to $24 n$ n pulse width (Note 4) |  | $\pm 35$ | $\pm 60$ |  |
|  |  |  | $V_{D H V_{-}}=5 \mathrm{~V}, \mathrm{~V}_{D L V_{-}}=$ OV, 1.5ns to 23.5 ns pulse width |  | $\pm 100$ |  |  |
|  |  | Peak-to-peak change vs. common mode, $V_{D H V}-V_{D L V}=1 \mathrm{~V}, \mathrm{~V}_{\text {DHV }}=0$ to 6 V , using a DC-blocking capacitor (Note 4) |  |  | 50 | 60 |  |
| Rise-and-Fall Time |  | $\begin{aligned} & 0.2 \mathrm{~V}_{\text {P-P }} \text { programmed, } \mathrm{V}_{\text {DHV }}=0.2 \mathrm{~V} \text {, } \\ & \mathrm{V}_{\text {DLV }}=0 \mathrm{~V}, 20 \% \text { to } 80 \% \end{aligned}$ |  |  | 275 |  |  |
|  |  | $1 \mathrm{~V}_{\text {P-P }}$ programmed, $\mathrm{V}_{\text {DHV_}}=1 \mathrm{~V}$, <br> $V_{D L V}=0 V, 10 \%$ to $90 \%$ |  | 330 | 450 | 550 |  |
|  |  | $3 \mathrm{~V}_{\text {P-P }}$ programmed, $\mathrm{V}_{\text {DHV_ }}=3 \mathrm{~V}$, <br> $V_{\text {DLV }}=0 \mathrm{~V}, 10 \%$ to $90 \%$, trim condition |  | 500 | 650 | 800 | ps |
|  |  | $5 \mathrm{~V}_{\text {P-P }}$ programmed, $\mathrm{V}_{\mathrm{DH}} \mathrm{V}_{-}=5 \mathrm{~V}$, $V_{D L V}=0 \mathrm{~V}, 10 \%$ to $90 \%$ (Note 4) |  | 800 | 1000 | 1200 |  |
| Rise-and-Fall Time Matching |  | $0.2 \mathrm{~V}_{\text {P-P }}$ programmed, $\mathrm{V}_{\mathrm{DH}}=0.2 \mathrm{~V}$, <br> $V_{D L V}=0 \mathrm{~V}, 20 \%$ to $80 \%$ |  |  | $\pm 40$ |  |  |
|  |  | $1 \mathrm{~V}_{\text {P-P }}$ programmed, $\mathrm{V}_{\text {DHV_}}=1 \mathrm{~V}$, <br> $V_{D L V}=0 V, 10 \%$ to $90 \%$ |  |  | $\pm 50$ | $\pm 130$ |  |
|  |  | $3 \mathrm{~V}_{\text {P-P }}$ programmed, $\mathrm{V}_{\text {DHV_ }}=3 \mathrm{~V}$, <br> $V_{D L V}=0 V, 10 \%$ to $90 \%$ |  |  | $\pm 50$ | $\pm 200$ |  |
|  |  | $5 \mathrm{~V}_{\text {P-P }}$ programmed, $\mathrm{V}_{\mathrm{DHV}}=5 \mathrm{~V}$, <br> $V_{D L V}=0 V, 10 \%$ to $90 \%$ |  |  | $\pm 50$ |  |  |

# Dual 1.1Gbps Pin Electronics with Integrated PMU and Level-Setting DACs 

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}_{C C}=9.75 \mathrm{~V}, \mathrm{~V}_{E E}=-4.75 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{HHP}}=17.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DHV}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DLV}}=0 \mathrm{~V}, \mathrm{~V}_{D T V}=1.5 \mathrm{~V}, \mathrm{SC} 1=\mathrm{SCO}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CPHV}}=7.2 \mathrm{~V}\right.$,
 $\mathrm{V}_{\text {LDHV }}^{-}=0 \mathrm{~V}, \mathrm{~V}_{\text {LDLV }}=-0 \mathrm{~V}, \mathrm{~V}_{I N_{-}}=2.5 \overline{\mathrm{~V}}, \mathrm{~V}_{\mathrm{VIOS}}=0 \mathrm{~V}, \mathrm{~V}_{I I O S}=2.5 \mathrm{~V}, \mathrm{~V}_{\text {CLAMPHI }}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CLAMPLO}}^{-}=0 \overline{\mathrm{~V}}, \mathrm{~V}_{\text {HH }}=\overline{10} \mathrm{~V}, \mathrm{CDRP}=0 \overline{\mathrm{~b}} 001, R \mathrm{RO}$ $=0 \mathrm{~b} 1000, \mathrm{HYST}=0 \overline{\mathrm{~b}} 000, \mathrm{ZLOAD}=50 \Omega, \mathrm{~T}_{J}=+70^{\circ} \mathrm{C}$ to an accuracy of $\pm 15^{\circ} \mathrm{C}$, unless otherwise noted. All temperature coefficients are measured at $\mathrm{T}_{J}=+40^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Slew Rate |  | Relative to SC1 =$S C O=0$ | $\begin{aligned} & \mathrm{SC1}=0, S C 0=1, \\ & \mathrm{~V}_{\text {DHV }}=3 \mathrm{~V}, \mathrm{~V}_{\text {DLV }}= \\ & 0 \mathrm{~V}, 20 \% \text { to } 80 \% \end{aligned}$ |  | 75 |  | \% |
|  |  |  | $\begin{aligned} & \hline \text { SC1 }=1, S C 0=0, \\ & V_{D H V}=3 V, V_{D L V}=0 V \\ & 20 \% \text { to } 80 \% \end{aligned}$ |  | 50 |  |  |
|  |  |  | $\begin{aligned} & \mathrm{SC1}=1, \mathrm{SCO}=1, \\ & \mathrm{~V}_{\mathrm{DHV}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DLV}}=0 \mathrm{~V}, \\ & 20 \% \text { to } 80 \% \end{aligned}$ |  | 25 |  |  |
| Minimum Pulse Width |  | Positive or negative | $0.2 \mathrm{~V}_{\mathrm{P}-\mathrm{P}}$ programmed, $\mathrm{V}_{\text {DHV_ }}=0.2 \mathrm{~V}$, <br> V $_{\text {DLV_ }}=0 V$ (Note 19) |  | 800 |  | ps |
|  |  |  | 1VP-p programmed, $V_{D H V}=1 \mathrm{~V}, \mathrm{~V}_{\text {DLV }}=0 \mathrm{~V}$ (Note 19) |  | 950 |  |  |
|  |  |  | 3VP-p programmed, <br> $V_{D H V}=3 \mathrm{~V}, \mathrm{~V}_{D L V}=0 \mathrm{~V}$ <br> (Notes 4, 19) |  | 1000 | 1250 |  |
|  |  |  | 5VP-P programmed, $V_{D H V}=5 \mathrm{~V}, \mathrm{~V}_{D L V_{-}}=0 \mathrm{~V}$ (Note 19) |  | 1300 |  |  |
| Data Rate |  | To 95\%p-p <br> (Note 20) | 0.2VP-p programmed, VDHV_ $=0.2 \mathrm{~V}, \mathrm{~V}_{\text {DLV }}$ $=0 \mathrm{~V}$ |  | 1100 |  | Mbps |
|  |  |  | 1VP-p programmed, $V_{D H V}=1 \mathrm{~V}, \mathrm{~V}_{\mathrm{DLV}}=0 \mathrm{~V}$ |  | 900 |  |  |
|  |  |  | 3VP-p programmed, $V_{D H V}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DLV}}=0 \mathrm{~V}$ |  | 800 |  |  |
|  |  |  | 5VP-P programmed, $V_{D H V}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DLV}}=0 \mathrm{~V}$ |  | 680 |  |  |
|  |  | To 90\%p-p (Note 21) | 0.2 V P-p programmed, $\mathrm{V}_{\mathrm{DHV}}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{DLV}}=0 \mathrm{~V}$ |  | 1200 |  |  |
|  |  |  | 1VP-P programmed, $V_{D H V}=1 \mathrm{~V}, \mathrm{~V}_{\mathrm{DLV}_{-}}=0 \mathrm{~V}$ |  | 1100 |  |  |
|  |  |  | 3VP-p programmed, $V_{D H V}=3 V, V_{D L V}=0 V$ |  | 900 |  |  |
|  |  |  | 5VP-p programmed, $V_{D H V}=5 \mathrm{~V}, \mathrm{~V}_{\text {DLV }}=0 \mathrm{~V}$ |  | 720 |  |  |

## Dual 1.1Gbps Pin Electronics with Integrated PMU and Level-Setting DACs

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}_{C C}=9.75 \mathrm{~V}, \mathrm{~V}_{E E}=-4.75 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{HHP}}=17.5 \mathrm{~V}, \mathrm{~V}_{D H V}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DLV}_{-}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DTV}}=1.5 \mathrm{~V}, \mathrm{SC} 1=\mathrm{SCO}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CPH}}=7.2 \mathrm{~V}\right.$, $V_{\text {CPLV }}=-2.2 \mathrm{~V}, \mathrm{~V}_{\text {CTV }}=1.4 \mathrm{~V}, \mathrm{~V}_{\text {BV }}=4 \mathrm{~V}, \mathrm{~V}_{\text {DGS }}=\mathrm{V}_{G N D}=\overline{0} \mathrm{~V}, \mathrm{~V}_{C H V}=\mathrm{V}_{\text {IVMAX }}=\overline{\mathrm{V}}, \mathrm{V}_{\text {CLV }}=\mathrm{V}_{\text {IVMIN_ }}=1 \mathrm{~V}, \mathrm{~V}_{\text {COM }}=2.5 \mathrm{~V}$, $\mathrm{V}_{\text {LDHV }}^{-}=0 \mathrm{~V}, \mathrm{~V}_{\text {LDLV_ }}=-0 \mathrm{~V}, \mathrm{~V}_{I N_{-}}=2.5 \overline{\mathrm{~V}}, \mathrm{~V}_{\mathrm{VIOS}}=0 \mathrm{~V}, \mathrm{~V}_{\text {IIOS }}=2.5 \mathrm{~V}, \mathrm{~V}_{\text {CLAMPHI }}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CLAMPLO}}=0 \overline{\mathrm{~V}}, \mathrm{~V}_{\text {HH }}=\overline{10} \mathrm{~V}, \mathrm{CDRP}=0 \overline{\mathrm{~b}} 001, \mathrm{RO}$ $=0 \mathrm{~b} 1000, \mathrm{HYST}=0 \mathrm{~b} 000, \mathrm{ZLOAD}=50 \Omega, \mathrm{TJ}=+70^{\circ} \mathrm{C}$ to an accuracy of $\pm 15^{\circ} \mathrm{C}$, unless otherwise noted. All temperature coefficients are measured at $\mathrm{T}_{J}=+40^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 1)


# Dual 1.1Gbps Pin Electronics with Integrated PMU and Level-Setting DACs 

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}_{C C}=9.75 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-4.75 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{HHP}}=17.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DHV}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DLV}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DTV}}=1.5 \mathrm{~V}, \mathrm{SC} 1=\mathrm{SCO}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CPHV}}=7.2 \mathrm{~V}\right.$, $\mathrm{V}_{\text {CPLV }}=-2.2 \mathrm{~V}, \mathrm{~V}_{\text {CTV }}=1.4 \mathrm{~V}, \mathrm{~V}_{\text {BV }}=4 \mathrm{~V}, \mathrm{~V}_{\text {DGS }}=\mathrm{V}_{G N D}=\overline{0} \mathrm{~V}, \mathrm{~V}_{\text {CHV }}=\mathrm{V}_{\text {IVMAX }}=\overline{\mathrm{V}}, \mathrm{V}_{\text {CLV }}=\mathrm{V}_{\text {IVMIN_ }}=1 \mathrm{~V}, \mathrm{~V}_{\text {COM }}=2.5 \mathrm{~V}$, $\mathrm{V}_{\text {LDHV- }}=0 \mathrm{~V}, \mathrm{~V}_{\text {LDLV_ }}=-0 \mathrm{~V}, \mathrm{~V}_{I N_{-}}=2.5 \overline{\mathrm{~V}}, \mathrm{~V}_{\mathrm{VIOS}}=0 \mathrm{~V}, \mathrm{~V}_{\text {IIOS }}=2.5 \mathrm{~V}, \mathrm{~V}_{\text {CLAMPHI }}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CLAMPLO}}=0 \overline{\mathrm{~V}}, \mathrm{~V}_{\text {HH }}=\overline{10} \mathrm{~V}, \mathrm{CDRP}=0 \overline{\mathrm{~b}} 001, \mathrm{RO}$ $=0 \mathrm{~b} 1000, \mathrm{HYST}=0 \mathrm{~b} 000, \mathrm{Z} \mathrm{LOAD}=50 \Omega, \mathrm{~T} J=+70^{\circ} \mathrm{C}$ to an accuracy of $\pm 15^{\circ} \mathrm{C}$, unless otherwise noted. All temperature coefficients are measured at $\mathrm{T}_{J}=+40^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Equivalent 20-80 Bandwidth |  | $\mathrm{V}_{\text {DTV_ }}=0.5 \mathrm{~V}$, driver terminated (Note 34) |  | 1000 | 1500 |  | MHz |
|  |  | Driver high impedance |  |  | 700 |  |  |
| Cable-Droop Compensation, Peaking |  | 1V swing, rise/fall time = 500ps, DRV terminated | CDRP $=0 \mathrm{~b} 000$ |  | 0 |  | \% |
|  |  |  | CDRP = 0b111 |  | 10 |  |  |
| LOGIC OUTPUTS (CH_, NCH_, CL_, NCL_ collector output, $\mathrm{R}_{\text {L }}=50 \Omega$ internal pullup to CTV) |  |  |  |  |  |  |  |
| Termination Voltage | CTV |  |  | 0 |  | 3.5 | V |
| Output High Current |  |  |  |  | 0 |  | mA |
| Output Low Current |  |  |  |  | 16 |  | mA |
| Output-Voltage Compliance |  | Set by Iout_, RTERM_ and $\mathrm{V}_{\text {CTV }}$ |  | -0.5 |  | CTV | V |
| Differential Rise Time |  | 20\% to 80\% (Note 4) |  |  | 200 | 400 | ps |
| Differential Fall Time |  | 20\% to 80\% (Note 4) |  |  | 200 | 400 | ps |
| Termination Resistor Value |  | CTV_ to $\mathrm{CH}_{-}, \mathrm{NCH}_{-}, \mathrm{CL}_{-}, \mathrm{NCL}_{-}$ |  | 48 |  | 52 | $\Omega$ |
| Output High Voltage | VOH | With output resistors, RTERM to $\mathrm{V}_{\text {CTV }}$ (Note 56) |  | $\begin{gathered} \text { CTV_- } \\ 0.1 \end{gathered}$ | $\begin{gathered} \text { CTV_- } \\ 0.02 \end{gathered}$ | CTV _ | V |
| Output Low Voltage | VoL | With output resistors, Rterm to $\mathrm{V}_{\text {CTV }}$ (Note 56) |  | $\begin{gathered} \text { CTV_- }_{-}- \end{gathered}$ | $\begin{gathered} \text { CTV }_{-}- \\ 0.4 \end{gathered}$ | $\begin{gathered} \text { CTV_- }_{-}-3 . \end{gathered}$ | V |
| Output-Voltage Swing |  | With output resistors, $50 \Omega$ nominal trim (Note 56) |  | 350 | 400 | 450 | mV |
| DYNAMIC CLAMPS |  |  |  |  |  |  |  |
| CPHV_ Functional Clamp Range |  | IDUT_ $=-1 \mathrm{~mA}, \mathrm{~V}_{\text {CPLV_ }}=-1.5 \mathrm{~V}($ Note 2) |  | -0.3 |  | +6.5 | V |
| CPLV_ Functional Clamp Range |  | $\mathrm{I}_{\text {DUT_- }}=1 \mathrm{~mA}, \mathrm{~V}_{\text {CPHV_ }}=6.5 \mathrm{~V}$ ( Note 2) |  | -1.5 |  | +5.3 | V |
| CPHV_ Maximum Programmable Voltage |  | IDUT_ $=0 \mathrm{~mA}$ ( Note 23) |  | 7.2 | 7.5 |  | V |
| CPLV_ Minimum Programmable Voltage |  | IDUT_ $=0 \mathrm{~mA}$ ( Note 23) |  |  | -2.5 | -2.2 | V |
| Offset Voltage |  | $\mathrm{I}_{\text {DUT_- }}=-1 \mathrm{~mA}, \mathrm{~V}_{\text {CPHV_ }}=1.5 \mathrm{~V}, \mathrm{~V}_{\text {CPLV }}=-1.5 \mathrm{~V}$ |  |  |  | $\pm 10$ | mV |
|  |  | $\mathrm{IDUT}_{-}=1 \mathrm{~mA}, \mathrm{~V}_{\text {CPLV }}=1.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CPHV}_{-}}=6.5 \mathrm{~V}$ |  |  |  | $\pm 10$ |  |
| Offset-Voltage Temperature Coefficient |  | $\mathrm{V}_{\text {CPHV_ }}=\mathrm{V}_{\text {CPLV }}=1.5 \mathrm{~V}$ |  |  | 0.5 |  | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |
| Power-Supply Rejection Ratio |  | $\begin{aligned} & \text { IDUT_ }=-1 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CPHV}}^{-}=1.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CPLV}}^{-}= \\ & -1.5 \mathrm{~V}(\text { Note } 5) \end{aligned}$ |  | 40 |  |  | dB |
|  |  | $\begin{aligned} & \mathrm{l}_{\mathrm{IUT}}^{-}=+1 \mathrm{~mA}, \mathrm{~V}_{\text {CPLV }_{-}}=1.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CPHV}_{-}}= \\ & 6.5 \mathrm{~V}^{(\text {Note } 5)} \end{aligned}$ |  | 40 |  |  |  |
| High Clamp Voltage Gain |  | $\mathrm{V}_{\text {CPHV }}=-0.3 \mathrm{~V}, 6.5 \mathrm{~V}$ |  | 0.998 |  | 1.002 | V/V |
| Low Clamp Voltage Gain |  | $\mathrm{V}_{\text {CPLV_}}=-1.5 \mathrm{~V}, 5.3 \mathrm{~V}$ |  | 0.998 |  | 1.002 | $\mathrm{V} / \mathrm{V}$ |
| Voltage-Gain Temperature Coefficient |  |  |  |  | 100 |  | ppm/ $/{ }^{\text {C }}$ |

## Dual 1.1Gbps Pin Electronics with Integrated PMU and Level-Setting DACs

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}_{C C}=9.75 \mathrm{~V}, \mathrm{~V}_{E E}=-4.75 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{HHP}}=17.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DHV}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DLV}}=0 \mathrm{~V}, \mathrm{~V}_{D T V}=1.5 \mathrm{~V}, \mathrm{SC} 1=\mathrm{SCO}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CPHV}}=7.2 \mathrm{~V}\right.$, $V_{\text {CPLV }}=-2.2 \mathrm{~V}, \mathrm{~V}_{\text {CTV }}=1.4 \mathrm{~V}, \mathrm{~V}_{\text {BV }}=4 \mathrm{~V}, \mathrm{~V}_{\text {DGS }}=\mathrm{V}_{G N D}=\overline{0} \mathrm{~V}, \mathrm{~V}_{C H V}=\mathrm{V}_{\text {IVMAX }}=\overline{\mathrm{V}}, \mathrm{V}_{\text {CLV }}=\mathrm{V}_{\text {IVMIN_ }}=1 \mathrm{~V}, \mathrm{~V}_{\text {COM }}=2.5 \mathrm{~V}$, $V_{\text {LDHV }}^{-}=0 \mathrm{~V}, \mathrm{~V}_{\text {LDLV }}=-0 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=2.5 \overline{\mathrm{~V}}, \mathrm{~V}_{\mathrm{VIOS}}=0 \mathrm{~V}, \mathrm{~V}_{\text {IIOS }}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CLAMPH}_{-}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CLAMPLO}}=0 \overline{\mathrm{~V}}, \mathrm{~V}_{\mathrm{HH}}=\overline{10} \mathrm{~V}, \mathrm{CDRP}=0 \overline{\mathrm{~b}} 001, R \mathrm{VO}$ $=0 \mathrm{~b} 1000, \mathrm{HYST}=0 \mathrm{~b} 000, \mathrm{Z} \mathrm{LOAD}=50 \Omega, \mathrm{~T} J=+70^{\circ} \mathrm{C}$ to an accuracy of $\pm 15^{\circ} \mathrm{C}$, unless otherwise noted. All temperature coefficients are measured at $\mathrm{T}_{J}=+40^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Linearity |  | $\begin{aligned} & \text { IDUT_ }=-1 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CPHV}}=-0.3 \mathrm{~V}, 1.5 \mathrm{~V}, 3.25 \mathrm{~V}, \\ & 5 \mathrm{~V}, 6.5 \mathrm{~V} \end{aligned}$ |  |  | $\pm 30$ | mV |
|  |  | $\begin{aligned} & \text { IDUT_ }_{-}=1 \mathrm{~mA}, \mathrm{~V}_{\text {CPLV }}=-1.5 \mathrm{~V}, 0.5 \mathrm{~V}, 2.25 \mathrm{~V} \text {, } \\ & 4 \mathrm{~V}, 5.3 \mathrm{~V} \end{aligned}$ |  |  | $\pm 30$ |  |
| Static Output Current |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CPHV}}^{-} \\ & 6.5 \mathrm{~V} \end{aligned}$ | -120 |  | -60 | mA |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CPLV}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CPHV}}^{-} \\ & -1.5 \mathrm{~V} \end{aligned}$ | 60 |  | 120 |  |
| High Clamp Resistance |  | $\mathrm{V}_{\text {CPHV_ }}=0 \mathrm{~V}, \mathrm{~V}_{\text {CPLV }}=-1.5 \mathrm{~V}$, IDUT_ $=$ $-5 m A$ and $-15 m A$ | 48 |  | 55 | $\Omega$ |
| Low Clamp Resistance |  | $\mathrm{V}_{\text {CPHV }}=6.5 \mathrm{~V}, \mathrm{~V}_{\text {CPLV }}=0 \mathrm{~V}$, IDUT $_{-}=5 \mathrm{~mA}$ and 15 mA | 48 |  | 55 | $\Omega$ |
| High Clamp-Resistance Variation |  | $I_{\text {DUT_ }}=-20 \mathrm{~mA}$ and $-30 \mathrm{~mA}, \mathrm{~V}_{\text {CPHV }}=2.5 \mathrm{~V}$, <br> $V_{C P L V}=-1.5 \mathrm{~V}$ (Note 35) |  | $\pm 5$ |  | $\Omega$ |
| Low Clamp-Resistance Variation |  | $\begin{aligned} & \text { IDUT- }=20 \mathrm{~mA} \text { and } 30 \mathrm{~mA}, \mathrm{~V}_{\text {CPLV }}=2.5 \mathrm{~V}, \\ & \mathrm{~V}_{\text {CPHV }}=6.5 \mathrm{~V}(\text { Note } 35) \end{aligned}$ |  | $\pm 5$ |  | $\Omega$ |
| Overshoot and Undershoot |  | (Note 36) |  | 700 |  | mV |
| PARAMETRIC MEASUREMENT UNIT (PMU) |  |  |  |  |  |  |
| DC ELECTRICAL CHARACTERISTICS |  |  |  |  |  |  |
| FORCE VOLTAGE ( $\mathrm{R}_{\mathrm{L}} \geq 10 \mathrm{M} \Omega, \mathrm{V}_{\text {IN_ }}=2.5 \mathrm{~V}$, unless otherwise noted) |  |  |  |  |  |  |
| Force-Voltage Output Range (Note 2) | VIN | IDUT_ = OmA | -1.5 |  | +6.5 | V |
|  |  | IDUT_ = +FSR/2, range A | -1.5 |  | +4.5 |  |
|  |  | IDUT_ = +FSR/2, ranges B-E | -1.5 |  | +6.1 |  |
|  |  | IDUT_ = -FSR/2, range A | 1.1 |  | 6.5 |  |
|  |  | IDUT_ = -FSR/2, ranges B-E | -1.1 |  | +6.5 |  |
| Force-Voltage Offset Error |  | IDUT_ = OmA | -5 |  | +5 | mV |
| Force-Voltage PSRR |  | (Note 5) | -5 |  | +5 | $\mathrm{mV} / \mathrm{N}$ |
| Force-Voltage Load Regulation |  | IDUT_ = +FSR/2 to -FSR/2 using SENSE_ input |  | $\pm 200$ |  | $\mu \mathrm{V}$ |
| Force-Voltage Offset Temperature Coefficient |  | (Note 37) |  | $\pm 50$ |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Force-Voltage Gain Error |  | V IN $=-1.5 \mathrm{~V}$ to +6.5 V , nominal gain $=+1$ | -0.1 |  | +0.1 | \% |
| Force-Voltage Gain Temperature Coefficient |  |  |  | $\pm 10$ |  | ppm $/{ }^{\circ} \mathrm{C}$ |
| Force-Voltage Linearity Error |  | $\begin{aligned} & \mathrm{V} \mathrm{IN}=-1.5 \mathrm{~V}, 0.5 \mathrm{~V}, 2.5 \mathrm{~V}, 4.5 \mathrm{~V}, 6.5 \mathrm{~V} \\ & \text { (Notes } 38,39 \text { ) } \end{aligned}$ | -0.02 |  | +0.02 | \%FSR |

# Dual 1.1Gbps Pin Electronics with Integrated PMU and Level-Setting DACs 

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}_{C C}=9.75 \mathrm{~V}, \mathrm{~V}_{E E}=-4.75 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{HHP}}=17.5 \mathrm{~V}, \mathrm{~V}_{D H V}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DLV}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DTV}}=1.5 \mathrm{~V}, \mathrm{SC} 1=\mathrm{SCO}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CPH}}=7.2 \mathrm{~V}\right.$, $\mathrm{V}_{\text {CPLV }}=-2.2 \mathrm{~V}, \mathrm{~V}_{\text {CTV }}=1.4 \mathrm{~V}, \mathrm{~V}_{\text {BV }}=4 \mathrm{~V}, \mathrm{~V}_{\text {DGS }}=\mathrm{V}_{G N D}=\overline{0} \mathrm{~V}, \mathrm{~V}_{\text {CHV }}=\mathrm{V}_{\text {IVMAX }}=\overline{\mathrm{V}}, \mathrm{V}_{\text {CLV }}=\mathrm{V}_{\text {IVMIN_ }}=1 \mathrm{~V}, \mathrm{~V}_{\text {COM }}=2.5 \mathrm{~V}$, $\mathrm{V}_{\text {LDHV- }}=0 \mathrm{~V}, \mathrm{~V}_{\text {LDLV_ }}=-0 \mathrm{~V}, \mathrm{~V}_{I N_{-}}=2.5 \overline{\mathrm{~V}}, \mathrm{~V}_{\mathrm{VIOS}}=0 \mathrm{~V}, \mathrm{~V}_{\text {IIOS }}=2.5 \mathrm{~V}, \mathrm{~V}_{\text {CLAMPHI }}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CLAMPLO}}=0 \overline{\mathrm{~V}}, \mathrm{~V}_{\text {HH }}=\overline{10} \mathrm{~V}, \mathrm{CDRP}=0 \overline{\mathrm{~b}} 001, \mathrm{RO}$ $=0 \mathrm{~b} 1000, \mathrm{HYST}=0 \mathrm{O} 000, \mathrm{ZLOAD}=50 \Omega, \mathrm{TJ}=+70^{\circ} \mathrm{C}$ to an accuracy of $\pm 15^{\circ} \mathrm{C}$, unless otherwise noted. All temperature coefficients are measured at $\mathrm{T}_{J}=+40^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Force-Voltage Range Switching Glitch |  | From any two adjacent ranges, CDUT_= 100 pF , IDUT_ $=( \pm 0.25 \times$ FSR $)$ of lower current range (Note 4) |  |  | 0.3 | V |
| MEASURE CURRENT (Measured at MEAS_ in FIMI mode, $\mathrm{V}_{\text {IN_ }}=\mathrm{V}_{\text {IIOS }}=\mathrm{V}_{\text {DUT }}=2.5 \mathrm{~V}$ ) |  |  |  |  |  |  |
| Measure-Current Offset | ImOS | (Note 38) | -1 |  | +1 | \%FSR |
| Measure-Current PSRR |  | IDUT_ = OmA (Note 5) | -0.05 |  | +0.05 | \%FSR/V |
| Measure-Current Offset Temperature Coefficient |  |  |  | $\pm 20$ |  | ppmFSR/ ${ }^{\circ} \mathrm{C}$ |
| Measure-Current Gain Error | $I_{\text {mae }}$ | Ranges A, B, C | -1.0 |  | +1.0 | \% |
|  |  | Ranges D, E | -1.1 |  | +1.1 |  |
| Measure-Current Gain Temperature Coefficient |  | Ranges B-E |  | $\pm 20$ |  | ppm $/{ }^{\circ} \mathrm{C}$ |
|  |  | Range A |  | +100 |  |  |
| Measure-Current Linearity Error <br> (Note 38) | $I_{\text {mLer }}$ | Ranges B-E, IDUT_ = -FSR/2, -FSR/4, 0 , FSR/4, FSR/2 relative to end points | -0.02 |  | +0.02 | \%FSR |
|  |  | Range A, IDUT_ $=-30 \mathrm{~mA},-15 \mathrm{~mA}, 0,15 \mathrm{~mA}$, 30 mA , relative to end points | -0.03 |  | +0.03 |  |
|  |  | Range A, IDUT_ = -FSR/2, -FSR/4, 0, FSR/4, FSR/2 relative to end points | -0.06 |  | +0.06 |  |
| +FSR Measure Output Voltage |  | $\mathrm{V}_{\text {IIOSMIN }}=2 \mathrm{~V}$ ( Note 40) |  | 6 |  | V |
|  |  | $\mathrm{V}_{\text {IIOSMAX }}=4 \mathrm{~V}$ ( Note 40) |  | 8 |  |  |
| -FSR Measure Output Voltage |  | $\mathrm{V}_{\text {IIOSMIN }}=2 \mathrm{~V}$ ( Note 40) |  | -2 |  | V |
|  |  | $\mathrm{V}_{\text {IIOSMAX }}=4 \mathrm{~V}$ ( Note 40) |  | 0 |  |  |
| Rejection of Output Measure Error Due to Common-Mode Sense Voltage | CMVR ${ }_{\text {LER }}$ | IDUT_ $=0 \mathrm{~mA}, \mathrm{~V}_{\mathbb{N}}=-1.5 \mathrm{~V}$ to +6.5 V , percent FSR change at MEAS_ per volt change at DUT_ |  |  | 0.003 | \%FSR/V |
| Measure-Current Range (Note 2) |  | Range E, R_E = 500k $\Omega$ | -2 |  | +2 | $\mu \mathrm{A}$ |
|  |  | Range D, R_D $=50 \mathrm{k} \Omega$ | -20 |  | +20 |  |
|  |  | Range C, R_C $=5 \mathrm{k} \Omega$ | -200 |  | +200 |  |
|  |  | Range B, R_B $=500 \Omega$ | -2 |  | +2 | mA |
|  |  | Range A, R_A = $20 \Omega$ (Note 41) | -50 |  | +50 |  |
| FORCE CURRENT ( $\mathrm{V}_{\text {DUT_ }}=\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IIIS }}=\mathbf{2 . 5 V}$, unless otherwise noted $)$ |  |  |  |  |  |  |
| Input-Voltage Range For Setting Force Current to +FSR/2 |  | $\mathrm{V}_{\text {IIOSMIN }}=2 \mathrm{~V}$ |  | 6 |  | V |
|  |  | $\mathrm{V}_{\text {IIOSMAX }}=3.5 \mathrm{~V}$ |  | 7.5 |  |  |
| Input-Voltage Range For Setting Force Current to -FSR/2 |  | $\mathrm{V}_{\text {IIOSMIN }}=2 \mathrm{~V}$ |  | -2 |  | V |
|  |  | $\mathrm{V}_{\text {IIIOSMAX }}=3.5 \mathrm{~V}$ |  | -0.5 |  |  |
| Current-Sense Amplifier Offset Voltage Input |  | Relative to V ${ }_{\text {DGS }}$ | 2.0 | 2.5 | 3.5 | V |

## Dual 1.1Gbps Pin Electronics with Integrated PMU and Level-Setting DACs

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}_{C C}=9.75 \mathrm{~V}, \mathrm{~V}_{E E}=-4.75 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{HHP}}=17.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DHV}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DLV}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DTV}}=1.5 \mathrm{~V}, \mathrm{SC} 1=\mathrm{SCO}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CPH}}=7.2 \mathrm{~V}\right.$, $\mathrm{V}_{\text {CPLV }}=-2.2 \mathrm{~V}, \mathrm{~V}_{\text {CTV }}=1.4 \mathrm{~V}, \mathrm{~V}_{\text {BV }}=4 \mathrm{~V}, \mathrm{~V}_{\text {DGS }}=\mathrm{V}_{G N D}=\overline{0} \mathrm{~V}, \mathrm{~V}_{\text {CHV }}=\mathrm{V}_{\text {IVMAX }}=\overline{\mathrm{V}}, \mathrm{V}_{\text {CLV }}=\mathrm{V}_{\text {IVMIN_ }}=1 \mathrm{~V}, \mathrm{~V}_{\text {COM }}=2.5 \mathrm{~V}$, $\mathrm{V}_{\text {LDHV }}^{-}=0 \mathrm{~V}, \mathrm{~V}_{\text {LDLV_ }}=0 \mathrm{~V}, \mathrm{~V}_{I N_{-}}=2.5 \overline{\mathrm{~V}}, \mathrm{~V}_{\mathrm{VIOS}}=0 \mathrm{~V}, \mathrm{~V}_{I I O S}=2.5 \mathrm{~V}, \mathrm{~V}_{\text {CLAMPHI }}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CLAMPLO}}=0 \overline{\mathrm{~V}}, \mathrm{~V}_{H H}=\overline{10 V}, C D R P=0 \overline{\mathrm{~b}} 001, R \mathrm{RO}$ $=0 \mathrm{~b} 1000, \mathrm{HYST}=0 \overline{\mathrm{~b}} 000, \mathrm{ZLOAD}=50 \Omega, \mathrm{TJ}=+70^{\circ} \mathrm{C}$ to an accuracy of $\pm 15^{\circ} \mathrm{C}$, unless otherwise noted. All temperature coefficients are measured at $\mathrm{T}_{J}=+40^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Force-Current Offset |  | (Note 38) | -0.1 |  | +0.1 | \%FSR |
| Force-Current Offset PSRR |  | (Note 5) | -0.2 |  | +0.2 | \%FSR/V |
| Force-Current Offset-Temperature Coefficient |  | (Note 37) |  | $\pm 20$ |  | $\begin{gathered} \text { ppmFSR/ } \\ { }^{\circ} \mathrm{C} \end{gathered}$ |
| Force-Current Gain Error |  | $\mathrm{V}_{1 \mathrm{~N}_{-}}=-1.5 \mathrm{~V}$ and 6.5 V | -0.1 |  | +0.1 | \% |
| Force-Current Gain-Temperature Coefficient |  | Ranges B-E |  | $\pm 20$ |  | ppm $/{ }^{\circ} \mathrm{C}$ |
|  |  | Range A |  | -100 |  |  |
| Force-Current Linearity Error (Notes 38, 39) |  | Ranges $\mathrm{B}-\mathrm{E}, \mathrm{V}_{\mathrm{IN}}=-1.5 \mathrm{~V}, 0.5 \mathrm{~V}, 2.5 \mathrm{~V}, 4.5 \mathrm{~V}$, 6.5 V relative to end points of IDUT_ | -0.025 |  | +0.025 | \%FSR |
|  |  | Range A, IDUT_ $\pm 30 \mathrm{~mA}, \mathrm{VIN}_{-}=0 \mathrm{~V}, 1 \mathrm{~V}, 1.3 \mathrm{~V}$, $2.5 \mathrm{~V}, 3.7 \mathrm{~V}, 4.9 \mathrm{~V}$ relative to end points of IDUT_ | -0.03 |  | +0.03 |  |
|  |  | Range $\mathrm{A}, \mathrm{V}_{\mathrm{I}} \mathrm{N}_{-}=-1.5 \mathrm{~V}, 0.5 \mathrm{~V}, 2.5 \mathrm{~V}, 4.5 \mathrm{~V}$, 6.5 V relative to end points of IDUT_ | -0.06 |  | +0.06 |  |
| Rejection of Output Error Due to Common-Mode DUT_ Voltage |  | Percent of FSR change of the force current per volt change in DUT_, VDUT_ $=-1.5 \mathrm{~V}$ to 6.5 V |  |  | 0.007 | \%FSR/V |
| Force-Current Range (Note 2) |  | Range E, R_E = 500k $\Omega$ | -2 |  | +2 | $\mu \mathrm{A}$ |
|  |  | Range D, R_D $=50 \mathrm{k} \Omega$ | -20 |  | +20 |  |
|  |  | Range C, R_C $=5 \mathrm{k} \Omega$ | -200 |  | +200 |  |
|  |  | Range B, R_B $=500 \Omega$ | -2 |  | +2 | mA |
|  |  | Range A, R_A = 20 , (Note 41) | -50 |  | +50 |  |
| MEASURE VOLTAGE (Measured at MEAS_ in FVMV mode, $\mathrm{V}_{\text {VIOS }}=0, \mathrm{~V}_{\text {DUT }}=\mathrm{V}_{\text {IN_ }}=\mathrm{V}_{\text {IIOS }}=2.5 \mathrm{~V}$ ) |  |  |  |  |  |  |
| Measure-Voltage Offset |  |  | -25 |  | +25 | mV |
| Measure-Voltage PSRR |  | (Note 5) | -5 |  | +5 | $\mathrm{mV} / \mathrm{V}$ |
| Measure-Voltage Offset Temperature Coefficient |  |  |  | $\pm 100$ |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Measure-Voltage Gain Error |  | $\mathrm{V}_{\text {DUT_ }}=-1.5 \mathrm{~V}$ and 6.5 V , nominal gain $=+1$ | -1 |  | +1 | \% |
| Measure-Voltage GainTemperature Coefficient |  |  |  | $\pm 10$ |  | ppm/ ${ }^{\circ} \mathrm{C}$ |
| Measure-Voltage Linearity Error |  | $\mathrm{V}_{\mathrm{IN}}=-1.5 \mathrm{~V}, 0.5 \mathrm{~V}, 2.5 \mathrm{~V}, 4.5 \mathrm{~V}, 6.5 \mathrm{~V}$ relative to end points. (Note 38) | -0.02 |  | +0.02 | \%FSR |
| Measure Output Voltage (Note 42) |  | For $\mathrm{V}_{\text {DUT_ }}=6.5 \mathrm{~V}$, measure voltage input range $=-1.5 \mathrm{~V}$ to $6.5 \mathrm{~V}, \mathrm{~V}$ vios offsets the range at MEAS_ |  | 6.5 + <br> Vvios |  | V |
|  |  | For $\mathrm{V}_{\text {DU_ }}=-1.5 \mathrm{~V}$ |  | $\begin{aligned} & -1.5+ \\ & \text { VVIOS }^{2} \end{aligned}$ |  |  |
| Voltage Sense Amp Offset Voltage Input | VIOS | Relative to DUT ground (Note 42) | 0 |  | 1.5 | V |

## Dual 1.1Gbps Pin Electronics with Integrated PMU and Level-Setting DACs

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}_{C C}=9.75 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-4.75 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{HHP}}=17.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DHV}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DLV}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DTV}}=1.5 \mathrm{~V}, \mathrm{SC} 1=\mathrm{SCO}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CPHV}}=7.2 \mathrm{~V}\right.$,
 $\mathrm{V}_{\text {LDHV }}=0 \mathrm{~V}, \mathrm{~V}_{\text {LDLV }}=-0 \mathrm{~V}, \mathrm{~V}_{\text {IN_ }}=2.5 \overline{\mathrm{~V}}, \mathrm{~V}_{\mathrm{VIOS}}=0 \mathrm{~V}, \mathrm{~V}_{\text {IIOS }}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CLAMPH}_{-}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CLAMPLO}}=0 \overline{\mathrm{~V}}, \mathrm{~V}_{\mathrm{HH}}=\overline{10} \mathrm{~V}, \mathrm{CDRP}=0 \overline{\mathrm{~b}} 001, \mathrm{RO}$ $=0 \mathrm{~b} 10 \overline{0} 00, \mathrm{HYST}=\overline{\mathrm{Ob} 000}, \mathrm{ZLOAD}_{\mathrm{LO}}=50 \Omega, \mathrm{TJ}=+70^{\circ} \mathrm{C}$ to an accuracy of $\pm 15^{\circ} \mathrm{C}$, unless otherwise noted. All temperature coefficients are measured at $\mathrm{T}_{J}=+40^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 1)


## Dual 1.1Gbps Pin Electronics with Integrated PMU and Level-Setting DACs

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}_{C C}=9.75 \mathrm{~V}, \mathrm{~V}_{E E}=-4.75 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{HHP}}=17.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DHV}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DLV}}=0 \mathrm{~V}, \mathrm{~V}_{D T V}=1.5 \mathrm{~V}, \mathrm{SC} 1=\mathrm{SCO}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CPHV}}=7.2 \mathrm{~V}\right.$,
 $V_{\text {LDHV }}^{-}=0 \mathrm{~V}, \mathrm{~V}_{\text {LDLV }}=-0 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=2.5 \overline{\mathrm{~V}}, \mathrm{~V}_{\mathrm{VIOS}}=0 \mathrm{~V}, \mathrm{~V}_{\text {IIOS }}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CLAMPH}_{-}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CLAMPLO}}=0 \overline{\mathrm{~V}}, \mathrm{~V}_{\mathrm{HH}}=\overline{10} \mathrm{~V}, \mathrm{CDRP}=0 \overline{\mathrm{~b}} 001, R \mathrm{VO}$ $=0 \mathrm{~b} 1000, \mathrm{HYST}=0 \mathrm{~b} 000, \mathrm{Z} \mathrm{LOAD}=50 \Omega, \mathrm{~T} J=+70^{\circ} \mathrm{C}$ to an accuracy of $\pm 15^{\circ} \mathrm{C}$, unless otherwise noted. All temperature coefficients are measured at $\mathrm{T}_{J}=+40^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Clamp Current Range (Note 45) |  | Range E, R_E $=500 \mathrm{k} \Omega$ | -2.2 | +2.2 | $\mu \mathrm{A}$ |
|  |  | Range D, R_D $=50 \mathrm{k} \Omega$ | -22 | +22 |  |
|  |  | Range C, R_C $=5 \mathrm{k} \Omega$ | -220 | +220 |  |
|  |  | Range B, R_B $=500 \Omega$ | -2.2 | +2.2 | mA |
|  |  | Range A, R_A = $20 \Omega$ | -55 | +55 |  |
| Linear FV IDUT_ Range |  | FV loop not influenced when IDUT_ $\geq 10 \%$ FSR from current clamps | $\begin{aligned} & \text { ICLAMPLO } \\ & +10 \% \text { FSR } \end{aligned}$ | $\begin{aligned} & \text { ICLAMPHI_ }^{-10 \% F S R} \\ & -10 \% \end{aligned}$ | A |
| Clamp Current Accuracy |  | ${ }^{I}$ CLAMPH_I $=$ IICLAMPLO_ $=0,(0.25 \times$ FSR $)$, ( $0.50 \times$ FSR $)$ and ( $0.55 \times$ FSR), calibrated at 0 and ( $0.50 \times \mathrm{FSR}$ ) | -0.5 | +0.5 | \%FSR |
| COMPARATOR OUTPUTS (Note 46) |  |  |  |  |  |
| Output High Voltage |  | RPULLUP $=1 \mathrm{k} \Omega$ to $\mathrm{V}_{\mathrm{DD}}$ | $\begin{gathered} \text { VDD }- \\ 0.2 \end{gathered}$ |  | V |
| Output Low Voltage |  | RPULLUP $=1 \mathrm{k} \Omega$ to $\mathrm{V}_{\mathrm{DD}}$ |  | 0.4 | V |
| High-Impedance State Leakage Current |  |  | $\pm 1$ |  | $\mu \mathrm{A}$ |
| High-Impedance State Output Capacitance |  |  | 6 |  | pF |

AC ELECTRICAL CHARACTERISTICS (VVIOS $=0 \mathrm{~V}$, $\mathrm{V}_{\text {IIOS }}=2.5 \mathrm{~V}$, CDUT_ $_{-}=\mathrm{C}_{\text {MEAS_ }}=100 \mathrm{pF}$, RDUT_ $=4 \times$ RRANGE to 2.5V, unless otherwise noted; setting times are to $0.1 \%$ FSR)

FORCE VOLTAGE

| Settling Time | $\mathrm{V}_{1 \mathrm{~N}_{-}}=-1.5 \mathrm{~V}, 6.5 \mathrm{~V}$ | Range E, R_E = 500k $\Omega$ | 140 |  | $\mu \mathrm{s}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Range D, R_D $=50 \mathrm{k} \Omega$ | 30 |  |  |
|  |  | Range C, R_C $=5 \mathrm{k} \Omega$ | 20 | 30 |  |
|  |  | Range B, R_B $=500 \Omega$ | 20 |  |  |
|  | $\begin{aligned} & \mathrm{V}_{I N_{-}}=-1 \mathrm{~V} \text { to } \\ & +6.5 \mathrm{~V} \end{aligned}$ | Range A, R_A = $20 \Omega$ <br> RDUT_ $=200 \Omega$ to 2.5 V <br> (Note 41) | 20 |  |  |
| Maximum Stable Load Capacitance |  |  | 2500 |  | pF |
| FORCE VOLTAGE/MEASURE CURRENT |  |  |  |  |  |
| Settling Time | Range E, R_E = 500k $\Omega$ |  | 300 |  | $\mu \mathrm{s}$ |
|  | Range D, R_D $=50 \mathrm{k} \Omega$ |  | 40 |  |  |
|  | Range C, R_C $=5 \mathrm{k} \Omega$ |  | 20 | 35 |  |
|  | Range B, R_B = 500 $\Omega$ |  | 20 |  |  |
|  | Range A, R_A $=20 \Omega$, RDUT_ $_{-}=200 \Omega$ to 2.5V (Note 41) |  | 20 |  |  |

# Dual 1.1Gbps Pin Electronics with Integrated PMU and Level-Setting DACs 

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}_{C C}=9.75 \mathrm{~V}, \mathrm{~V}_{E E}=-4.75 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{HHP}}=17.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DHV}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DLV}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DTV}}=1.5 \mathrm{~V}, \mathrm{SC} 1=\mathrm{SCO}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CPHV}}=7.2 \mathrm{~V}\right.$, $V_{C P L V}=-2.2 \mathrm{~V}, \mathrm{~V}_{\text {CTV }}=1.4 \mathrm{~V}, \mathrm{~V}_{\text {BV }}=4 \mathrm{~V}, \mathrm{~V}_{\text {DGS }}=\mathrm{V}_{G N D}=\overline{\mathrm{O}} \mathrm{V}, \mathrm{V}_{C H} \mathrm{~V}_{-}=\mathrm{V}_{\text {IVMAX }}=\overline{\mathrm{V}}, \mathrm{V}_{\text {CLV }}=\mathrm{V}_{\text {IVMIN_ }}=1 \mathrm{~V}, \mathrm{~V}_{\text {COM }}^{-}=2.5 \mathrm{~V}$, $\mathrm{V}_{\text {LDHV- }}=0 \mathrm{~V}, \mathrm{~V}_{\text {LDLV_ }}=-0 \mathrm{~V}, \mathrm{~V}_{I N_{-}}=2.5 \overline{\mathrm{~V}}, \mathrm{~V}_{\mathrm{VIOS}}=0 \mathrm{~V}, \mathrm{~V}_{\text {IIOS }}=2.5 \mathrm{~V}, \mathrm{~V}_{\text {CLAMPHI }}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CLAMPLO}}=0 \overline{\mathrm{~V}}, \mathrm{~V}_{\text {HH }}=\overline{10} \mathrm{~V}, \mathrm{CDRP}=0 \overline{\mathrm{~b}} 001, \mathrm{RO}$ $=0 \mathrm{~b} 1000, \mathrm{HYST}=\overline{\mathrm{b}} 000, \mathrm{Z} \mathrm{LOAD}=50 \Omega, \mathrm{~T} J=+70^{\circ} \mathrm{C}$ to an accuracy of $\pm 15^{\circ} \mathrm{C}$, unless otherwise noted. All temperature coefficients are measured at $\mathrm{T}_{J}=+40^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 1)


## Dual 1.1Gbps Pin Electronics with Integrated PMU and Level-Setting DACs

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}_{C C}=9.75 \mathrm{~V}, \mathrm{~V}_{E E}=-4.75 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{HHP}}=17.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DHV}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DLV}}=0 \mathrm{~V}, \mathrm{~V}_{D T V}=1.5 \mathrm{~V}, \mathrm{SC} 1=\mathrm{SCO}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CPHV}}=7.2 \mathrm{~V}\right.$,
 $V_{\text {LDHV }}^{-}=0 \mathrm{~V}, \mathrm{~V}_{\text {LDLV }}=-0 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=2.5 \overline{\mathrm{~V}}, \mathrm{~V}_{\mathrm{VIOS}}=0 \mathrm{~V}, \mathrm{~V}_{\text {IIOS }}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CLAMPH}_{-}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CLAMPLO}}=0 \overline{\mathrm{~V}}, \mathrm{~V}_{\mathrm{HH}}=\overline{10} \mathrm{~V}, \mathrm{CDRP}=0 \overline{\mathrm{~b}} 001, R \mathrm{VO}$ $=0 \mathrm{~b} 1000, \mathrm{HYST}=0 \mathrm{O} 000, \mathrm{Z}_{\mathrm{LOAD}}=50 \Omega, \mathrm{~T} J=+70^{\circ} \mathrm{C}$ to an accuracy of $\pm 15^{\circ} \mathrm{C}$, unless otherwise noted. All temperature coefficients are measured at $\mathrm{T}_{J}=+40^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LLEAKP_ False to Active Time |  | $\mathrm{V}_{\mathrm{IN}_{-}}=1 \mathrm{~V}$, RDUT_ $=\mathrm{R}_{\mathrm{R}}$ mode, measured from the LLEAKP_ to $10 \%$ of out | NGE_ to GND, FVMI 50\% point of ut |  | 0.3 |  | $\mu \mathrm{s}$ |
| COMPARATORS (CCMP_ = 20PF, RPULLUP $=1 \mathrm{k} \Omega$ to $\mathrm{V}_{\mathrm{DD}}$ ) |  |  |  |  |  |  |  |
| Rise Time |  | 20\% to 80\% |  | 35 |  |  | ns |
| Fall Time |  | 80\% to 20\% |  | 1.5 |  |  | ns |
| Disable True to High Impedance |  | Measured from the $50 \%$ point of $\overline{\mathrm{CS}}$ (or LOAD) to $10 \%$ of the output |  | 25 |  |  | ns |
| Disable False to Active |  | Measured from the $50 \%$ point of $\overline{\mathrm{CS}}$ (or $\overline{\text { LOAD }}$ ) to $90 \%$ of the output |  | 20 |  |  | ns |
| ACTIVE LOAD |  |  |  |  |  |  |  |
| DC CHARACTERISTICS ( $\mathrm{VVCOM}_{-}=2.5 \mathrm{~V}, \mathrm{~V}_{\text {DHV }}=\mathrm{V}_{\mathrm{VLV}_{-}}=6 \mathrm{~V}$, unless otherwise noted) |  |  |  |  |  |  |  |
| VCOM_ Voltage Range | VCOM_ |  |  | -1.5 | +6.5+5 |  | V |
| VCOM_ Offset Voltage |  | IDUT_ = OmA |  |  |  |  | mV |
| Differential Voltage Range |  | VDUT_ - VVCOM_ |  | -8 | +8 |  | V |
| Offset Voltage-Temperature Coefficient |  |  |  | 100 |  |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| VCOM_ Voltage Gain |  | $\mathrm{V}_{\mathrm{VCOM}}-=0,4.5 \mathrm{~V}$ |  | 0.998 | 1 | 1.002 | V/V |
| VCOM_ Voltage-Gain Temperature Coefficient |  |  |  | -10 |  |  | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| VCOM_ Linearity Error |  | $\mathrm{V}_{\mathrm{VCOM}}=-1.5 \mathrm{~V}, 0 \mathrm{~V}, 1.5 \mathrm{~V}, 3 \mathrm{~V}, 4.5 \mathrm{~V}, 6.5 \mathrm{~V}$ relative to end points |  |  | $\pm 3$ | $\pm 15$ | mV |
| VCOM_ Output-Voltage PowerSupply Rejection Ratio |  | (Note 5) |  | 40 |  |  | dB |
| Sink or Source Output Resistance |  | $V_{\text {DUT_ }}=3 \mathrm{~V}, 6.5 \mathrm{~V}$ with <br> VVCOM_ $=-1.5 \mathrm{~V}$ or <br> VDUT_ $=-1.5 \mathrm{~V}, 2 \mathrm{~V}$ with <br> $\mathrm{V}_{\mathrm{VCOM}}=6.5 \mathrm{~V}$ | $\begin{aligned} & \text { ISOURCE }=\text { ISINK = } \\ & 20 \mathrm{~mA} \end{aligned}$ | 30 |  |  | k $\Omega$ |
|  |  |  | $\begin{aligned} & \text { ISOURCE }=\text { ISINK }= \\ & 1 \mathrm{~mA} \end{aligned}$ | 250 |  |  |  |
| Linear Region Output Resistance |  | IDUT_ = $\pm 10 \mathrm{~mA}$ |  |  | 12 | 18 | $\Omega$ |
| Dead-Band |  | ISOURCE_ = ISINK_ = 10mA, 80\% commutation |  |  | 400 |  | mV |
|  |  | 95\% ISOURCE_ to 95\% ISINK_, ISOURCE = $\operatorname{ISINK}=20 \mathrm{~mA}$ |  |  | 700 | 900 |  |

## Dual 1.1Gbps Pin Electronics with Integrated PMU and Level-Setting DACs

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}_{C C}=9.75 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-4.75 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{HHP}}=17.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DHV}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DLV}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DTV}}=1.5 \mathrm{~V}, \mathrm{SC} 1=\mathrm{SCO}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CPHV}}=7.2 \mathrm{~V}\right.$, $\mathrm{V}_{\text {CPLV }}=-2.2 \mathrm{~V}, \mathrm{~V}_{\text {CTV }}=1.4 \mathrm{~V}, \mathrm{~V}_{\text {BV }}=4 \mathrm{~V}, \mathrm{~V}_{\text {DGS }}=\mathrm{V}_{G N D}=\overline{0} \mathrm{~V}, \mathrm{~V}_{\text {CHV }}=\mathrm{V}_{\text {IVMAX }}=\overline{\mathrm{V}}, \mathrm{V}_{\text {CLV }}=\mathrm{V}_{\text {IVMIN_ }}=1 \mathrm{~V}, \mathrm{~V}_{\text {COM }}=2.5 \mathrm{~V}$, $\mathrm{V}_{\text {LDHV- }}=0 \mathrm{~V}, \mathrm{~V}_{\text {LDLV_ }}=-0 \mathrm{~V}, \mathrm{~V}_{I N_{-}}=2.5 \overline{\mathrm{~V}}, \mathrm{~V}_{\mathrm{VIOS}}=0 \mathrm{~V}, \mathrm{~V}_{\text {IIOS }}=2.5 \mathrm{~V}, \mathrm{~V}_{\text {CLAMPHI }}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CLAMPLO}}=0 \overline{\mathrm{~V}}, \mathrm{~V}_{\text {HH }}=\overline{10} \mathrm{~V}, \mathrm{CDRP}=0 \overline{\mathrm{~b}} 001, \mathrm{RO}$ $=0 \mathrm{~b} 1000, \mathrm{HYST}=\overline{\mathrm{b}} 000, \mathrm{Z} \mathrm{LOAD}=50 \Omega, \mathrm{~T} J=+70^{\circ} \mathrm{C}$ to an accuracy of $\pm 15^{\circ} \mathrm{C}$, unless otherwise noted. All temperature coefficients are measured at $\mathrm{T}_{J}=+40^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |
| Source Current Output Range |  | VVLDH_ $=0$ to 6V (Note 2) | 0 |  | 20 | mA |
| Source Current Offset |  | $\mathrm{VVLDH}_{-}=300 \mathrm{mV}$ (1mA) | -20 |  | +20 | $\mu \mathrm{A}$ |
| Source Current Programming Gain |  | $\mathrm{V}_{\mathrm{VLDH}}^{-}$= $=0.3 \mathrm{~V}, 5.4 \mathrm{~V}(1 \mathrm{~mA}, 18 \mathrm{~mA})$ | 3.326 | 3.333 | 3.340 | mA/V |
| Source Current Temperature Coefficient |  |  |  | -10 |  | $\mu \mathrm{A} /{ }^{\circ} \mathrm{C}$ |
| Source Current Power-Supply Rejection Ratio |  | (Note 5) |  |  | $\pm 60$ | $\mu \mathrm{A} / \mathrm{V}$ |
| Source Current Linearity |  | $\mathrm{V}_{\mathrm{VLDH}}^{-}+0 \mathrm{~V}, 0.1 \mathrm{~V}, 0.3 \mathrm{~V}, 1.5 \mathrm{~V}, 3 \mathrm{~V}, 5.4 \mathrm{~V}, 6 \mathrm{~V}$, relative to 0.3 V and 5.4 V |  |  | $\pm 80$ | $\mu \mathrm{A}$ |
|  |  |  |  |  |  |  |
| Sink Current Output Range |  | $\mathrm{V}_{\text {VLDL_ }}=0$ to 6V (Note 2) | 0 |  | 20 | mA |
| Sink Current Offset |  | VVLDL_ $=300 \mathrm{mV}$ (1mA) | -20 |  | +20 | $\mu \mathrm{A}$ |
| Sink Current Programming Gain |  | VVLDL_ $=0.3 \mathrm{~V}, 5.4 \mathrm{~V}(1 \mathrm{~mA}, 18 \mathrm{~mA})$ | 3.326 | 3.333 | 3.340 | $\mathrm{mA} / \mathrm{V}$ |
| Sink Current Temperature Coefficient |  |  |  | 10 |  | $\mu \mathrm{A} /{ }^{\circ} \mathrm{C}$ |
| Sink Current Power-Supply Rejection Ratio | PSRR | (Note 5) |  |  | $\pm 60$ | $\mu \mathrm{A} / \mathrm{V}$ |
| Sink Current Linearity |  | $\mathrm{V}_{\mathrm{VLDL}}^{-}, ~=0 \mathrm{~V}, 0.1 \mathrm{~V}, 0.3 \mathrm{~V}, 1.5 \mathrm{~V}, 3 \mathrm{~V}, 5.4 \mathrm{~V}, 6 \mathrm{~V} \text {, }$ $\text { relative to } 0.3 \mathrm{~V} \text { and } 5.4 \mathrm{~V}$ |  |  | $\pm 80$ | $\mu \mathrm{A}$ |
|  |  |  |  |  |  |  |
| Transition Time to/from Inhibit via RCV/NRCV | ten | Measured from $50 \%$ crossing of RCV/NRVC to $10 \%$ level of output waveform; $\mathrm{VVCOM}_{\mathrm{V}}=$ -1.5 V and 1.5 V |  | 2 |  | ns |
| Spike During Enable/Disable Transition |  | $\mathrm{V}_{\text {VCOM }}=0 \mathrm{~V}$ ( Note 4) |  | 200 | 300 | mV |
| TEMPERATURE MONITOR |  |  |  |  |  |  |
| Nominal Voltage |  | $\mathrm{T}_{J}=+70^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{L}} \geq 10 \mathrm{M} \Omega$ |  | 3.43 |  | V |
| Temperature Coefficient |  |  |  | 10 |  | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |
| Output Resistance |  |  |  | 15 |  | $\mathrm{k} \Omega$ |
| DIGITAL I/O |  |  |  |  |  |  |
| DIFFERENTIAL CONTROL INPUTS (DATA_, NDATA_, RCV_, NRCV_) |  |  |  |  |  |  |
| Input High Voltage |  |  | -1.6 |  | +3.5 | V |
| Input Low Voltage |  |  | -2.0 |  | +3.1 | V |
| Differential Input Voltage |  |  | $\pm 0.15$ |  | $\pm 1.0$ | V |

## Dual 1.1Gbps Pin Electronics with Integrated PMU and Level-Setting DACs

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}_{C C}=9.75 \mathrm{~V}, \mathrm{~V}_{E E}=-4.75 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{HHP}}=17.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DHV}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DLV}}=0 \mathrm{~V}, \mathrm{~V}_{D T V}=1.5 \mathrm{~V}, \mathrm{SC} 1=\mathrm{SCO}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CPHV}}=7.2 \mathrm{~V}\right.$, $V_{C P L V}=-2.2 \mathrm{~V}, \mathrm{~V}_{\text {CTV }}=1.4 \mathrm{~V}, \mathrm{~V}_{\text {BV }}=4 \mathrm{~V}, \mathrm{~V}_{\mathrm{DGS}}=\mathrm{V}_{G N D}=\overline{\mathrm{O}} \mathrm{V}, \mathrm{V}_{\text {CHV }}=-\mathrm{V}_{\text {IVMAX }}=\overline{2} \mathrm{~V}, \mathrm{~V}_{\text {CLV }}=\mathrm{V}_{\text {IVMIN }}=1 \mathrm{~V}, \mathrm{~V}_{\text {COM }}^{-}=2.5 \mathrm{~V}$, $V_{L D H V}^{-}=0 \mathrm{~V}, \mathrm{~V}_{\text {LDLV }}=-0 \mathrm{~V}, \mathrm{~V}_{I N_{-}}=2.5 \overline{\mathrm{~V}}, \mathrm{~V}_{\mathrm{VIOS}}=0 \mathrm{~V}, \mathrm{~V}_{I I O S}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CLAMPH}_{-}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CLAMPLO}}=0 \overline{\mathrm{~V}}, \mathrm{~V}_{H H}=\overline{10} \mathrm{~V}, \mathrm{CDRP}=0 \overline{\mathrm{~b}} 001, R O$ $=0 \mathrm{~b} 1000, \mathrm{HYST}=0 \mathrm{~b} 000, \mathrm{Z} \mathrm{LOAD}=50 \Omega, \mathrm{~T} J=+70^{\circ} \mathrm{C}$ to an accuracy of $\pm 15^{\circ} \mathrm{C}$, unless otherwise noted. All temperature coefficients are measured at $\mathrm{T}_{J}=+40^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Differential Termination <br> Resistance |  | Between RCV and NRCV, DATA, and NDATA, tested at IRCV_/NRCV_= $\pm 4 \mathrm{~mA}$ (Note 50) | 96 |  | 104 | $\Omega$ |
| SINGLE-ENDED CONTROL INPUTS ( $\overline{\mathbf{C S}}, \mathrm{SCLK}, \mathrm{DIN}, \overline{\mathrm{RST}}, \overline{\text { LOAD }}$, $\overline{\text { ENVHHP_}}$, $\overline{\overline{\text { LLEAKP}}}$,,$\overline{\text { HIZMEASP_) }}$ |  |  |  |  |  |  |
| Input High |  |  | $\begin{aligned} & 2 / 3 x \\ & V_{D D} \end{aligned}$ |  | $V_{D D}$ | V |
| Input Low |  |  | -0.1 |  | $\begin{aligned} & 1 / 3 x \\ & V_{D D} \end{aligned}$ | V |
| Input Bias Current |  |  | -25 |  | +25 | $\mu \mathrm{A}$ |
| SINGLE-ENDED OUTPUT (DOUT) |  |  |  |  |  |  |
| Output High |  | $\mathrm{IOH}=25 \mu \mathrm{~A}$ | $\begin{gathered} \text { VDD - } \\ 0.15 \end{gathered}$ |  |  | V |
| Output Low |  | $\mathrm{IOL}=-25 \mu \mathrm{~A}$ |  |  | $\begin{aligned} & \text { DGND } \\ & +0.15 \end{aligned}$ | V |
| SERIAL PORT TIMING |  |  |  |  |  |  |
| SCLK Frequency | f |  |  |  | 50 | MHz |
| SCLK Pulse-Width High | tch |  | 8 |  |  | ns |
| SCLK Pulse-Width Low | tCL |  | 8 |  |  | ns |
| $\overline{\mathrm{CS}}$ Low to SCLK High Setup | tCSSO |  | 3.5 |  |  | ns |
| SCLK High to $\overline{\mathrm{CS}}$ Low Hold | tCSHO |  | 3.5 |  |  | ns |
| $\overline{\mathrm{CS}}$ High to SCLK High Setup | tCSS1 |  | 3.5 |  |  | ns |
| SCLK High to $\overline{\mathrm{CS}}$ High Hold | tCSH1 |  | 3.5 |  |  | ns |
| DIN to SCLK High Setup | tDS |  | 3.5 |  |  | ns |
| DIN to SCLK High Hold | tD |  | 3.5 |  |  | ns |
| $\overline{\mathrm{CS}}$ High Pulse Width | teswh |  | 40 |  |  | ns |
| $\overline{\text { LOAD Low Pulse Width }}$ | tLDW |  | 20 |  |  | ns |
| $\overline{\text { RST }}$ Low Pulse Width | tRST |  | 20 |  |  | ns |
| $\overline{\mathrm{CS}}$ High to $\overline{\text { LOAD Low Hold Time }}$ | tCSHLD |  | 20 |  |  | ns |
| SCLK to DOUT Delay | tDO |  |  |  | 40 | ns |
| COMMON FUNCTIONS |  |  |  |  |  |  |
| Operating Voltage Range |  | (Note 2) | -1.5 |  | +13.0 | V |
| DUT_ High-Impedance Leakage |  | $\mathrm{V}_{\text {DUT_ }}=0 \mathrm{~V}, 1.5 \mathrm{~V}, 3 \mathrm{~V}$ | -2 |  | +2 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {CLV }}=\mathrm{V}_{\text {CHV }}=6.5 \mathrm{~V}, \mathrm{~V}_{\text {DUT- }}=-1.5 \mathrm{~V}$ | -5 |  | +5 |  |
|  |  | $\mathrm{V}_{\text {CLV }}=\mathrm{V}_{\text {CHV }}=-1.5 \mathrm{~V}, \mathrm{~V}_{\text {DUT- }}=6.5 \mathrm{~V}$ | -5 |  | +5 |  |

## Dual 1.1Gbps Pin Electronics with Integrated PMU and Level-Setting DACs

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}_{C C}=9.75 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-4.75 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{HHP}}=17.5 \mathrm{~V}, \mathrm{~V}_{D H V}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DLV}_{-}}=0 \mathrm{~V}, \mathrm{~V}_{D T V_{-}}=1.5 \mathrm{~V}, \mathrm{SC} 1=\mathrm{SCO}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CPH}}=7.2 \mathrm{~V}\right.$, $\mathrm{V}_{\text {CPLV }}=-2.2 \mathrm{~V}, \mathrm{~V}_{\text {CTV }}=1.4 \mathrm{~V}, \mathrm{~V}_{\text {BV }}=4 \mathrm{~V}, \mathrm{~V}_{\text {DGS }}=\mathrm{V}_{G N D}=\overline{0} \mathrm{~V}, \mathrm{~V}_{\text {CHV }}=\mathrm{V}_{\text {IVMAX }}=\overline{\mathrm{V}}, \mathrm{V}_{\text {CLV }}=\mathrm{V}_{\text {IVMIN_ }}=1 \mathrm{~V}, \mathrm{~V}_{\text {COM }}=2.5 \mathrm{~V}$, $\mathrm{V}_{\text {LDHV- }}=0 \mathrm{~V}, \mathrm{~V}_{\text {LDLV_ }}=-0 \mathrm{~V}, \mathrm{~V}_{I N_{-}}=2.5 \overline{\mathrm{~V}}, \mathrm{~V}_{\mathrm{VIOS}}=0 \mathrm{~V}, \mathrm{~V}_{\text {IIOS }}=2.5 \mathrm{~V}, \mathrm{~V}_{\text {CLAMPHI }}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CLAMPLO}}=0 \overline{\mathrm{~V}}, \mathrm{~V}_{\text {HH }}=\overline{10} \mathrm{~V}, \mathrm{CDRP}=0 \overline{\mathrm{~b}} 001, \mathrm{RO}$ $=0 \mathrm{~b} 1000, \mathrm{HYST}=\overline{\mathrm{b}} 000, \mathrm{Z} \mathrm{LOAD}=50 \Omega, \mathrm{~T} J=+70^{\circ} \mathrm{C}$ to an accuracy of $\pm 15^{\circ} \mathrm{C}$, unless otherwise noted. All temperature coefficients are measured at $\mathrm{T}_{J}=+40^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DUT_ Low-Leak Mode Leakage |  | $V_{\text {DUT_ }}=0 \mathrm{~V}, 1.5 \mathrm{~V}, 3 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}<+90^{\circ} \mathrm{C}$ | -10 |  | +10 | nA |
|  |  | $\begin{aligned} & \mathrm{V}_{C L V_{-}}=\mathrm{V}_{C H V_{-}}=6.5 \mathrm{~V}, \mathrm{~V}_{\text {DUT }}=-1.5 \mathrm{~V}, \\ & \mathrm{~T}_{\mathrm{J}}<+90^{\circ} \mathrm{C} \end{aligned}$ | -10 |  | +10 |  |
|  |  | $\begin{aligned} & \mathrm{V}_{C L V_{-}}=\mathrm{V}_{C H V_{-}}=-1.5 \mathrm{~V}, \mathrm{~V}_{\text {DUT }}=6.5 \mathrm{~V}, \\ & \mathrm{~T}_{\mathrm{J}}<+90^{\circ} \mathrm{C} \end{aligned}$ | -10 |  | +10 |  |
| DUT_ Combined Capacitance |  | Driver in terminate mode (Note 4) |  | 3.4 | 4.3 | pF |
|  |  | Driver in high impedance, PMU in high impedance |  | 8 |  |  |
| Low-Leakage Enable Time |  | LLEAKP_ low to DUT_ = low leak |  | 20 |  | $\mu \mathrm{s}$ |
| Low-Leakage Disable Time |  | LLEAKP_ high to normal operation |  | 20 |  | $\mu \mathrm{s}$ |
| POWER SUPPLY |  |  |  |  |  |  |
| Positive Supply Voltage | VCC |  | 9.5 | 9.75 | 10.5 | V |
| Negative Supply Voltage | $V_{\text {EE }}$ |  | -5.2 | -4.75 | -4.5 | V |
| Logic Supply Voltage | VDD |  | 2.7 | 3.3 | 5.0 | V |
| VHHP Supply Voltage | VHHP |  | 17 | 17.5 | 18 | V |
| Positive Supply Current | ICC | (Note 51) |  | 120 | 135 | mA |
| Negative Supply Current | IEE | (Note 51) |  | 245 | 260 | mA |
| Logic Supply Current | IDD | (Note 51) |  | 4.5 | 7 | mA |
| VHHP Supply Current | $\mathrm{l}_{\mathrm{H}}$ | (Note 51) |  | 1.5 | 2.0 | mA |
|  |  | VHH mode, no load |  | 45 | 50 |  |
| Power Dissipation per Channel |  | Includes CTV power at $\mathrm{V}_{\text {CTV1 }}=\mathrm{V}_{\text {CTV2 }}=$ 1.4V (Note 51) |  | 1.2 | 1.35 | W |
| ANALOG INPUTS |  |  |  |  |  |  |
| DUT GROUND SENSE |  |  |  |  |  |  |
| Input Range | $V_{\text {DGS }}$ | Relative to AGND (Note 52) | -150 |  | +150 | mV |
| Input Bias Current |  | VDGS $=0 \mathrm{~V}$ | -10 |  | +10 | $\mu \mathrm{A}$ |
| Gain |  | DHV_, DLV_, DTV_, CPHV_, CPLV, , VHH_ | 0.985 | 0.990 | 1.005 | V/V |
|  |  | All other levels and MEAS_ output | 0.995 | 1.000 | 1.005 |  |
| 2.5V REFERENCE |  |  |  |  |  |  |
| Nominal Voltage | $V_{\text {REF }}$ | (Notes 53, 54) |  | 2.5 |  | V |
| Input Bias Current |  |  | -2 |  | +2 | $\mu \mathrm{A}$ |
| ANALOG BUS (VDUT_ $=-1.5 \mathrm{~V}$ to +6.5V, PMU-F $=$ PMU-S $=-1.5 \mathrm{~V}$ to +6.5V, unless otherwise noted) |  |  |  |  |  |  |
| PMU-F Switch |  | $\begin{aligned} & \text { ISWITCH }= \pm 2.5 \mathrm{~mA}, \text { V }_{\text {DUT_ }}=-1.25 \mathrm{~V}, 2.50 \mathrm{~V}, \\ & 6.25 \mathrm{~V} \end{aligned}$ |  |  | 100 | $\Omega$ |
| PMU-S Switch |  | $\begin{aligned} & \text { ISWITCH }= \pm 100 \mu \mathrm{~A}, \mathrm{~V}_{\text {DUT }}^{-} \\ & 6.25 \mathrm{~V} \end{aligned}$ |  |  | 2.5 | k ת |

## Dual 1.1Gbps Pin Electronics with Integrated PMU and Level-Setting DACs

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}_{C C}=9.75 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-4.75 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{HHP}}=17.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DHV}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DLV}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DTV}}=1.5 \mathrm{~V}, \mathrm{SC} 1=\mathrm{SCO}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CPHV}}=7.2 \mathrm{~V}\right.$
 $\mathrm{V}_{\text {LDHV }}^{-}=0 \mathrm{~V}, \mathrm{~V}_{\text {LDLV_ }}=-0 \mathrm{~V}, \mathrm{~V}_{I N_{-}}=2.5 \overline{\mathrm{~V}}, \mathrm{~V}_{\mathrm{VIOS}}=0 \mathrm{~V}, \mathrm{~V}_{\text {IIOS }}=2.5 \mathrm{~V}, \mathrm{~V}_{\text {CLAMPHI }}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CLAMPLO}}=0 \overline{\mathrm{~V}}, \mathrm{~V}_{\text {HH }}=\overline{10} \mathrm{~V}, \mathrm{CDRP}=0 \overline{\mathrm{~b}} 001, \mathrm{RO}$ $=0 \mathrm{~b} 1000, \mathrm{HYST}=0 \mathrm{~b} 000, \mathrm{Z} \mathrm{LOAD}=50 \Omega, \mathrm{~T} J=+70^{\circ} \mathrm{C}$ to an accuracy of $\pm 15^{\circ} \mathrm{C}$, unless otherwise noted. All temperature coefficients are measured at $\mathrm{T}_{J}=+40^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 1)


# Dual 1.1Gbps Pin Electronics with Integrated PMU and Level-Setting DACs 

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}_{C C}=9.75 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-4.75 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{HHP}}=17.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DHV}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DLV}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DTV}}=1.5 \mathrm{~V}, \mathrm{SC} 1=\mathrm{SCO}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CPHV}}=7.2 \mathrm{~V}\right.$, $\mathrm{V}_{\text {CPLV }}=-2.2 \mathrm{~V}, \mathrm{~V}_{\text {CTV }}=1.4 \mathrm{~V}, \mathrm{~V}_{\text {BV }}=4 \mathrm{~V}, \mathrm{~V}_{\text {DGS }}=\mathrm{V}_{G N D}=\overline{0} \mathrm{~V}, \mathrm{~V}_{\text {CHV }}=\mathrm{V}_{\text {IVMAX }}=\overline{\mathrm{V}}, \mathrm{V}_{\text {CLV }}=\mathrm{V}_{\text {IVMIN_ }}=1 \mathrm{~V}, \mathrm{~V}_{\text {COM }}=2.5 \mathrm{~V}$, $\mathrm{V}_{\text {LDHV- }}=0 \mathrm{~V}, \mathrm{~V}_{\text {LDLV_ }}=-0 \mathrm{~V}, \mathrm{~V}_{I N_{-}}=2.5 \overline{\mathrm{~V}}, \mathrm{~V}_{\mathrm{VIOS}}=0 \mathrm{~V}, \mathrm{~V}_{\text {IIOS }}=2.5 \mathrm{~V}, \mathrm{~V}_{\text {CLAMPHI }}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CLAMPLO}}=0 \overline{\mathrm{~V}}, \mathrm{~V}_{\text {HH }}=\overline{10} \mathrm{~V}, \mathrm{CDRP}=0 \overline{\mathrm{~b}} 001, \mathrm{RO}$ $=0 \mathrm{~b} 1000, \mathrm{HYST}=\overline{\mathrm{b}} 000, \mathrm{Z} \mathrm{LOAD}=50 \Omega, \mathrm{~T} J=+70^{\circ} \mathrm{C}$ to an accuracy of $\pm 15^{\circ} \mathrm{C}$, unless otherwise noted. All temperature coefficients are measured at $\mathrm{T}_{J}=+40^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 1)


# Dual 1.1Gbps Pin Electronics with Integrated PMU and Level-Setting DACs 

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}_{C C}=9.75 \mathrm{~V}, \mathrm{~V}_{E E}=-4.75 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{HHP}}=17.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DHV}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DLV}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DTV}}=1.5 \mathrm{~V}, \mathrm{SC} 1=\mathrm{SCO}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CPH}}=7.2 \mathrm{~V}\right.$, $V_{C P L V}=-2.2 \mathrm{~V}, \mathrm{~V}_{\text {CTV }}=1.4 \mathrm{~V}, \mathrm{~V}_{\text {BV }}=4 \mathrm{~V}, \mathrm{~V}_{\text {DGS }}=\mathrm{V}_{\text {GND }}=0 \mathrm{~V}, \mathrm{~V}_{\text {CHV }}=\mathrm{V}_{\text {IVMAX }}=2 \mathrm{~V}, \mathrm{~V}_{\text {CLV }}=\mathrm{V}_{\text {IVMIN_ }}=1 \mathrm{~V}, \mathrm{~V}_{\text {COM }}=2.5 \mathrm{~V}$,
 $=0 \mathrm{~b} 1000, \mathrm{HYST}=0 \mathrm{~b} 000, \mathrm{ZLOAD}=50 \Omega, \mathrm{TJ}=+70^{\circ} \mathrm{C}$ to an accuracy of $\pm 15^{\circ} \mathrm{C}$, unless otherwise noted. All temperature coefficients are measured at $\mathrm{T}_{J}=+40^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 1)
Note 1: Unless otherwise specified, all minimum and maximum specifications are production tested. All other specification test limits are guaranteed by design. All tests are performed at nominal supply voltages and after gain and offset calibration, unless otherwise specified.
Note 2: Guaranteed by the associated linearity test.
Note 3: Change in offset at any voltage over the operating range. Specification includes both gain and offset temperature effects. Limits have been simulated over the entire operating range and verified at worst-case conditions (VDHV - VDLV_ > 200mV).
Note 4: Guaranteed by design and characterization.
Note 5: $V_{C C}$ and $V_{E E}$ independently varied over their full range.
Note 6: $\quad D_{A T A}^{-}=1 \mathrm{~V}, \mathrm{~V}_{\text {DHV }}=3 \mathrm{~V}, \mathrm{~V}_{\text {DLV }}=0 \mathrm{~V}, \mathrm{~V}_{\text {DTV }}=1.5 \mathrm{~V}$, IOUT $= \pm 30 \mathrm{~mA}$. Different values within the range of $48 \Omega$ to $52 \Omega$ are available by custom trimming (contact factory).
Note 7: Resistance measurements are made using $\pm 2.5 \mathrm{~mA}$ current changes in the loading instrument about the noted value. Absolute value of the difference in measured resistance at the specified points, tested separately for each current polarity.
Note 8: Rise time, unless otherwise specified for the differential inputs DATA_ and RCV_, is $250 \mathrm{ps}(10 \%$ to $90 \%$ ) at 40 MHz . (These conditions are for bench characterization. Final test conditions may differ from bench.)
Note 9: $\pm 8 \mathrm{~V}$ step into AC -coupled $10 \Omega$ load. Current supplied for a minimum of 10 ns . Guaranteed by design to be greater than or equal to DC drive current.
Note 10: VDTV_ $=1.5 \mathrm{~V}, \mathrm{RS}=50 \Omega$. External signal driven into a transmission line to produce a 0 to 3 V edge at the comparator input with a 600ps rise time ( $10 \%$ to $90 \%$ ). Measurement point is at the comparator input.
Note 11: Measured between the $90 \%$ point of the driver output (relative to its final value) and the waveform settling to within the specified limit.
Note 12: Propagation delays are measured from the crossing point of the differential input signals to the $50 \%$ point of expected output swing.
Note 13: Average of two measurements for propagation-delay match, tLH vs. thL.
Note 14: Four measurements are made: DHV_ to high impedance, DLV_ to high impedance, high impedance to DHV_, and high impedance to DLV_. The worst of the four measurements is reported.
Note 15: Average of four measurements of propagation-delay match, drive to high impedance vs. high impedance to drive. Measured from the crossing point of RCV/NRCV to the $50 \%$ point of the output waveform.
Note 16: Average of four measurements for propagation-delay match, drive to term vs. term to drive. Measured from the crossing point of RCV/NRCV to the $50 \%$ point of the output waveform.
Note 17: Four measurements are made: DHV_ to DTV_, DLV_ to DTV_, DTV_ to DHV , and DTV_ to DLV_. The worst-case difference is reported.
Note 18: Propagation-delay change is reported with respect to a 5 ns pulse width.
Note 19: At this pulse width, the output reaches at least $95 \%$ of its nominal (DC) amplitude. The pulse width is measured at DATA_ and NDATA.
Note 20: Maximum data rate in transitions/second. A waveform that reaches at least $95 \%$ of its programmed amplitude may be generated at half of this frequency.
Note 21: Maximum data rate in transitions/second. A waveform that reaches at least $90 \%$ of its programmed amplitude may be generated at half of this frequency.
Note 22: The comparators tolerate the VHH produced by the driver; however, the specifications only apply to the -1.5 V to +6.5 V input range.
Note 23: This specification is implicitly tested, by meeting the high-impedance leakage specification.
Note 24: Change in offset at any voltage over operating range. Includes both gain (CMRR) and offset temperature effects.
Note 25: Change in offset voltage over the input range.
Note 26: Relative to straight line between 0 and 3 V .
Note 27: Change in offset voltage with power supplies independently varied over their full range. Both high and low comparators are tested.
Note 28: All propagation delays measured from VDUT_ crossing calibrated CHV 」CLV_ threshold to crossing point of differential outputs.

# Dual 1.1Gbps Pin Electronics with Integrated PMU and Level-Setting DACs 

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}_{C C}=9.75 \mathrm{~V}, \mathrm{~V}_{E E}=-4.75 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{HHP}}=17.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DHV}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DLV}}=0 \mathrm{~V}, \mathrm{~V}_{D T V}=1.5 \mathrm{~V}, \mathrm{SC} 1=\mathrm{SCO}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CPHV}}=7.2 \mathrm{~V}\right.$,
 $\mathrm{V}_{\text {LDHV }}=0 \mathrm{~V}, \mathrm{~V}_{\text {LDLV }}=-0 \mathrm{~V}, \mathrm{~V}_{\text {IN_ }}=2.5 \overline{\mathrm{~V}}, \mathrm{~V}_{\mathrm{VIOS}}=0 \mathrm{~V}, \mathrm{~V}_{\text {IIOS }}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CLAMPH}_{-}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CLAMPLO}}=0 \overline{\mathrm{~V}}, \mathrm{~V}_{\mathrm{HH}}=\overline{10} \mathrm{~V}, \mathrm{CDRP}=0 \overline{\mathrm{~b}} 001, \mathrm{RO}$
$=0 \mathrm{~b} 1000, \mathrm{HYST}=0 \mathrm{~b} 000, \mathrm{ZLOAD}=50 \Omega, \mathrm{TJ}=+70^{\circ} \mathrm{C}$ to an accuracy of $\pm 15^{\circ} \mathrm{C}$, unless otherwise noted. All temperature coefficients are measured at $\mathrm{T}_{J}=+40^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 1)
Note 29: All delay specifications are measured with DUT_ (comparator input) as the reference.
Note 30: $40 \mathrm{MHz}, 0$ to 1 V input to comparator, reference $=0.5 \mathrm{~V}, 50 \%$ duty cycle, 250 ps rise/fall time, $\mathrm{ZS}=50 \Omega$, driver in term mode with $\mathrm{V}_{\text {DTV }}=0 \mathrm{~V}$, and hysteresis disabled, unless otherwise specified.
Note 31: At this pulse width, the output reaches at least $90 \%$ of its nominal peak-to-peak swing. The pulse width is measured at the crossing points of the differential outputs. 250ps rise/fall time at DUT_. Timing dispersion specifications are not guaranteed.
Note 32: VDUT_ $=200 \mathrm{mVP}-\mathrm{P}$, rise/fall time $=150 \mathrm{ps}$, overdrive $=100 \mathrm{mV}$, $\mathrm{V}_{\text {DTV_ }}=\mathrm{V}_{\mathrm{CM}}$. Valid for common-mode ranges where the signal does not exceed the operating range. Specification is worst case (slowest-fastest) over the specified range.
Note 33: For any input slew rate up to $6 \mathrm{~V} / \mathrm{ns}$, no unusual behavior should be exhibited (i.e., glitching, changing polarity, etc.).
Note 34: Input to comparator is 40 MHz at 0 to $1 \mathrm{~V}, 50 \%$ duty cycle, 250 ps $10 \%$ to $90 \%$ rise time. EQ bandwidth $=0.22 /\left(\operatorname{tTCMP}{ }^{\wedge} 2+\right.$ tTINPUT^2)^(1/2) where tTINPUT and tTCMP are the $20 \%$ to $80 \%$ transition time of the comparator input and reconstructed output.
Note 35: Resistance measurements are made using $\pm 2.5 \mathrm{~mA}$ current changes in the loading instrument. Value reported is the absolute value of the difference in measured resistance over the specified range, tested separately for each current polarity.
Note 36: Stimulus is 0 to $3 \mathrm{~V}, 2.5 \mathrm{~V} / \mathrm{ns}$ square wave from far end of 3 ns transmission line with $\mathrm{Rs}=25 \Omega$, clamps set to 0 and 3 V .
Note 37: Change in offset over the entire operating range. Includes both gain and offset temperature effects.
Note 38: Interpretation of errors are expressed in terms of \%FSR (percent of full-scale range) as a percentage of the end-point-to-end-point range (i.e., for the $\pm 2 \mathrm{~mA}$ range, the full-scale range $=4 \mathrm{~mA}$ and a $1 \%$ error $=40 \mu \mathrm{~A}$ ).
Note 39: With clamps enabled, the linear DUT_ current range for force voltage is defined by the clamp-current-range specification, and the linear DUT_ voltage range for force current is defined by the linear FI VDUT_ range specification.
Note 40: For currents greater than $+\mathrm{FSR} / 2, \mathrm{~V}_{\text {MEAS }}$ is greater than $\mathrm{V}_{\text {IIOS }}+4 \mathrm{~V}$ and for currents less than $-\mathrm{FSR} / 2, \mathrm{~V}_{\text {MEAS }}$ is less than VIIOS - 4 V .
Note 41: This current is supplied by the driver.
Note 42: Vvios may be programmed to greater than 1.5 V to a maximum value of 2.5 V ; however, the maximum valid VDUT_ value must be reduced below 6.5 V , as the maximum MEAS output is limited to 8 V . Because $\mathrm{V}_{\text {MEAS }}=\mathrm{V}_{\text {DUT_ }}+\mathrm{V}_{\text {VIOS }}$, then VDUT_MAX $=8 \mathrm{~V}-\mathrm{V}_{\text {VIOS }}$ when $\mathrm{V}_{\text {VIOS }}>1.5 \mathrm{~V}$.
Note 43: Guaranteed by driver $\mathrm{VHH}_{-}$and $\operatorname{DLV}$ _ linearity tests.
Note 44: IVMAX and IVMIN do not have separate calibration registers for MI and MV modes. Specifications apply with calibration for each mode.
Note 45: Guaranteed by the associated accuracy test.
Note 46: The digital interface is compatible with $2.7 \mathrm{~V} \leq \mathrm{V} D \mathrm{VD} \leq 5 \mathrm{VMOS}$ logic.
Note 47: See the Typical Operating Characteristics section.
Note 48: FIMV settling times are a function of CDUt_ and RRANGE. Increased DUT_ capacitance will increase settling time.
Note 49: The propagation delay time is guaranteed only over the force-voltage output range. Propagation delay is measured by holding VSENSE_ steady and transitioning IVMAX_ or IVMIN_.
Note 50: Default configuration has internal $100 \Omega$ resistors between DATA and NDATA, RCV and NRCV. Resistor terminations from DATA, NDATA, RCV, and NRCV to a separate pin are available by special request.
Note 51: At nominal supply voltages. Total current for dual device. $R_{L} \geq 10 \mathrm{M} \Omega$.
Note 52: Increasing DGS beyond OV requires a proportional increase in the minimum supply levels. Specified ranges for all DAC output levels are defined with respect to DGS.
Note 53: The error of the external 2.5 V reference impacts the accuracy of the DAC levels; a $1 \%$ error in the 2.5 V reference will translate to a $1 \%$ error in the DAC level gain. Use a precision voltage reference, such as the MAX6225.
Note 54: Generate the 2.5 V external reference with respect to DGS (DUT ground sense).
Note 55: Guaranteed by associated CMRR_test.
Note 56: The comparator outputs are normally source side-terminated with $50 \Omega$ on-die to CTV_ and at the receive side of the transmission path. The comparator outputs are tested with the $50 \Omega$ on-die source resistors only with limits relative to CTV_ twice the values indicated.

## Dual 1.1Gbps Pin Electronics with Integrated PMU and Level-Setting DACs

## Typical Operating Characteristics

$\left(\mathrm{V}_{C C}=9.75 \mathrm{~V}, \mathrm{~V}_{E E}=-4.75 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~V}_{H H P}=17.5 \mathrm{~V}, \mathrm{~V}_{D H V_{-}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DLV}}=0 \mathrm{~V}, \mathrm{~V}_{D T V_{-}}=1.5 \mathrm{~V}, \mathrm{SC} 1=\mathrm{SC}=0, \mathrm{~V}_{C P H} V_{-}=7.2 \mathrm{~V}\right.$,
$\mathrm{V}_{\text {CPLV }}=-2.2 \mathrm{~V}, \mathrm{R}_{\mathrm{T}}=50 \Omega \| 1 \mathrm{pF}, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}, \mathrm{CTV}_{-}=1.4 \mathrm{~V}, \mathrm{TJ}_{\mathrm{J}}=+70^{\circ} \mathrm{C}$, unless otherwise specified. All temperature coefficients are measured at $\mathrm{T}_{J}=+40^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$.)


DRIVER TIME DELAY
vs. COMMON-MODE VOLTAGE



DRIVER TRAILING-EDGE TIMING
DRIVER LARGE-SIGNAL RESPONSE



DRIVER TO HIGH-IMPEDANCE TRANSITION


DRIVER LINEARITY ERROR


# Dual 1.1Gbps Pin Electronics with Integrated PMU and Level-Setting DACs 

Typical Operating Characteristics (continued)
$\left(V_{C C}=9.75 \mathrm{~V}, \mathrm{~V}_{E E}=-4.75 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~V}_{H H P}=17.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DHV}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DLV}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DTV}}=1.5 \mathrm{~V}, \mathrm{SC} 1=\mathrm{SC0}=0, \mathrm{~V}_{\mathrm{CPHV}}=7.2 \mathrm{~V}\right.$,
$\mathrm{V}_{C P L V}=-2.2 \mathrm{~V}, \mathrm{R}_{\mathrm{T}}=50 \Omega \| 1 \mathrm{pF}, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}, \mathrm{CTV}_{-}=1.4 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=+70^{\circ} \mathrm{C}$, unless otherwise specified. All temperature coefficients are measured at $\mathrm{T}_{J}=+40^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$.)


## Dual 1.1Gbps Pin Electronics with Integrated PMU and Level-Setting DACs

$\left(\mathrm{V}_{\mathrm{CC}}=9.75 \mathrm{~V}, \mathrm{~V}_{E E}=-4.75 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{HHP}}=17.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DHV}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DLV}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DTV}}=1.5 \mathrm{~V}, \mathrm{SC} 1=\mathrm{SC0}=0, \mathrm{~V}_{C P H} \mathrm{~V}_{-}=7.2 \mathrm{~V}\right.$,
$V_{C P L V}=-2.2 \mathrm{~V}, R_{T}=50 \Omega \| 1 \mathrm{pF}, C_{L}=100 \mathrm{pF}, C T V-=1.4 \mathrm{~V}, \mathrm{~T}_{J}^{-}=+70^{\circ} \mathrm{C}$, uñess otherwise specified. All temperature coēficients are measured at $\mathrm{T}_{J}=+40^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$.)


COMPARATOR FALLING-EDGE TIMING VARIATION vs. COMMON-MODE VOLTAGE



COMPARATOR TRAILING-EDGE TIMING VARIATION vs. PULSE WIDTH



COMPARATOR TIMING VARIATION vs. INPUT SLEW RATE



1ns/div


# Dual 1.1Gbps Pin Electronics with Integrated PMU and Level-Setting DACs 

Typical Operating Characteristics (continued)

$\left(V_{C C}=9.75 \mathrm{~V}, \mathrm{~V}_{E E}=-4.75 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~V}_{H H P}=17.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DHV}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DLV}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DTV}}=1.5 \mathrm{~V}, \mathrm{SC} 1=\mathrm{SC0}=0, \mathrm{~V}_{C P H V}=7.2 \mathrm{~V}\right.$,
$V_{C P L V}=-2.2 \mathrm{~V}, R_{T}=50 \Omega \| 1 \mathrm{pF}, C_{L}=100 \mathrm{pF}, C T V \_=1.4 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=+70^{\circ} \mathrm{C}$, unless otherwise specified. All temperature coefficients are measured at $\mathrm{T}_{\mathrm{J}}=+40^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$.)




## Dual 1.1Gbps Pin Electronics with Integrated PMU and Level-Setting DACs

Typical Operating Characteristics (continued)
$\left(\mathrm{V}_{C C}=9.75 \mathrm{~V}, \mathrm{~V}_{E E}=-4.75 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~V} H H P=17.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DHV}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DLV}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DTV}}=1.5 \mathrm{~V}, \mathrm{SC} 1=\mathrm{SC0}=0, \mathrm{~V}_{C P H} \mathrm{~V}_{-}=7.2 \mathrm{~V}\right.$,
$V_{C P L V}=-2.2 \mathrm{~V}, R_{T}=50 \Omega \| 1 \mathrm{pF}, C_{L}=100 \mathrm{pF}, C T V-=1.4 \mathrm{~V}, T \bar{J}=+70^{\circ} \mathrm{C}$, unless otherwise specified. All temperature coefficients are measured at $\mathrm{T}_{\mathrm{J}}=+40^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$.)


# Dual 1.1Gbps Pin Electronics with Integrated PMU and Level-Setting DACs 

## Typical Operating Characteristics (continued)

$\left(V_{C C}=9.75 \mathrm{~V}, \mathrm{~V}_{E E}=-4.75 \mathrm{~V}, \mathrm{~V}_{D D}=3.3 \mathrm{~V}, \mathrm{~V}_{H H P}=17.5 \mathrm{~V}, \mathrm{~V}_{D H} V_{-}=3 \mathrm{~V}, \mathrm{~V}_{D L V}=0 \mathrm{~V}, \mathrm{~V}_{D T V}=1.5 \mathrm{~V}, \mathrm{SC} 1=\mathrm{SC}=0, \mathrm{~V}_{C P H} \mathrm{~V}_{-}=7.2 \mathrm{~V}\right.$,
$\mathrm{V}_{\mathrm{CPLV}}=-2.2 \mathrm{~V}, \mathrm{R}_{\top}=50 \Omega \| 1 \mathrm{pF}, \mathrm{CL}_{\mathrm{L}}=100 \mathrm{pF}, \mathrm{CTV}_{-}=1.4 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=+70^{\circ} \mathrm{C}$, unness otherwise specified. All temperature coefficients are measured at $\mathrm{T}_{\mathrm{J}}=+40^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$.)


## Dual 1.1Gbps Pin Electronics with Integrated PMU and Level-Setting DACs



50 $\mu \mathrm{s} / \mathrm{div}$

$5 \mu \mathrm{~s} / \mathrm{div}$

DRIVER
1.2Gbps TOGGLE RATE, 1V

$0.5 \mathrm{~ns} / \mathrm{div}$

$0.1 \mu \mathrm{~s} / \mathrm{div}$

DRIVER 900Mbps TOGGLE RATE, 3V


$5 \mu \mathrm{~s} / \mathrm{div}$


# Dual 1.1Gbps Pin Electronics with Integrated PMU and Level-Setting DACs 

Typical Operating Characteristics (continued)
$\left(V_{C C}=9.75 \mathrm{~V}, \mathrm{~V}_{E E}=-4.75 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~V}_{H H P}=17.5 \mathrm{~V}, \mathrm{~V}_{D H V_{-}}=3 \mathrm{~V}, \mathrm{~V}_{D L V}=0 \mathrm{~V}, \mathrm{~V}_{D T V}=1.5 \mathrm{~V}, \mathrm{SC} 1=\mathrm{SC0}=0, \mathrm{~V}_{C P H} V_{-}=7.2 \mathrm{~V}\right.$,
$V_{C P L V}=-2.2 \mathrm{~V}, \mathrm{RT}_{\mathrm{C}}=50 \Omega \| 1 \mathrm{pF}, \mathrm{CL}_{\mathrm{L}}=100 \mathrm{pF}, \mathrm{CTV}_{-}=1.4 \mathrm{~V}, \mathrm{TJ}_{\mathrm{J}}=+70^{\circ} \mathrm{C}$, unless otherwise specified. All temperature coefficients are measured at $\mathrm{T}_{\mathrm{J}}=+40^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$.)


PMU MI COMMON-MODE RESPONSE


PMU


PMU


PMU MI LINEARITY


PMU


## Dual 1.1Gbps Pin Electronics with Integrated PMU and Level-Setting DACs

| PIN | NAME | DESCRIPTION |
| :---: | :---: | :---: |
| 1 | MEASO | Channel 0 Measure Output |
| 2 | DUTHIO | Channel 0 PMU High Comparator Output |
| 3 | DUTLOO | Channel 0 PMU Low Comparator Output |
| 4 | REF | DAC Reference Input |
| 5 | DGS | DUT Ground Sense Input |
| 6, 35, 51 | GND | Analog Ground |
| 7 | DOUT | Data Output. Serial-interface data output. |
| 8 | DGND | Digital Ground |
| 9 | $\overline{\mathrm{CS}}$ | Chip-Select Input |
| 10 | SCLK | Serial-Clock Input |
| 11 | DIN | Data Input. Serial-interface data input. |
| 12 | $V_{D D}$ | Digital Power Supply |
| 13 | $\overline{\text { LOAD }}$ | Load Input. Serial-interface asynchronous load control. |
| 14 | $\overline{\mathrm{RST}}$ | Reset Input. Serial-interface reset. |
| 15 | DUTLO1 | Channel 1 PMU Low Comparator Output |
| 16 | DUTHI1 | Channel 1 PMU High Comparator Output |
| 17 | MEAS1 | Channel 1 Measure Output |
| $\begin{aligned} & 18,37,40, \\ & 46,49,68 \end{aligned}$ | VCC | Positive Power Supply |
| $\begin{aligned} & 19,36,39, \\ & 47,50,67 \end{aligned}$ | VEE | Negative Power Supply |
| 20 | HIZMEASP1 | Channel 1 High-Impedance Enable Input for PMU Measure Output |
| 21 | LLEAKP1 | Channel 1 Low-Leak Enable Input |
| 22 | NRCV1 | Channel 1 Negative Receive Multiplexer Control Input |
| 23 | RCV1 | Channel 1 Positive Receive Multiplexer Control Input |
| 24 | BV1 | Channel 1 Bias Voltage Input |
| 25 | NDATA1 | Channel 1 Negative Data Multiplexer Control Input |
| 26 | DATA1 | Channel 1 Positive Data Multiplexer Control Input |
| 27 | ENVHHP1 | Channel 1 High-Voltage Mode Enable Input |
| 28 | NCL1 | Channel 1 Negative Low Comparator Output |
| 29 | CL1 | Channel 1 Positive Low Comparator Output |
| 30 | CTV1 | Channel 1 Comparator Termination Voltage |
| 31 | NCH1 | Channel 1 Negative High Comparator Output |
| 32 | CH 1 | Channel 1 Positive High Comparator Output |
| 33 | SENSE1 | Channel 1 PMU Sense Input |
| 34, 42, 52 | N.C. | No Connection. Not internally connected. |
| 38 | DUT1 | Channel 1 DUT Connection |

# Dual 1.1Gbps Pin Electronics with Integrated PMU and Level-Setting DACs 

Pin Description (continued)

| PIN | NAME |  |
| :---: | :---: | :--- |
| 41 | TEMP | Temperature Output |
| 43 | VHHP | High-Voltage Power Supply |
| 44 | PMU-F | PMU External Force Connection |
| 45 | PMU-S | PMU External Sense Connection |
| 48 | DUTO | Channel 0 DUT Connection |
| 53 | SENSEO | Channel 0 PMU Sense Input |
| 54 | CH0 | Channel 0 Positive High Comparator Output |
| 55 | NCHO | Channel 0 Negative High Comparator Output |
| 56 | CTVO | Channel 0 Comparator Termination Voltage |
| 57 | CLO | Channel 0 Positive Low Comparator Output |
| 58 | NCLO | Channel 0 Negative Low Comparator Output |
| 59 | ENVHHPO | Channel 0 High-Voltage Mode Enable Input |
| 60 | DATA0 | Channel 0 Positive Data Multiplexer Control Input |
| 61 | NDATAO | Channel 0 Negative Data Multiplexer Control Input |
| 62 | BVO | Channel 0 Bias Voltage Input |
| 63 | RCVO | Channel 0 Positive Receive Multiplexer Control Input |
| 64 | NRCV0 | Channel 0 Negative Receive Multiplexer Control Input |
| 65 | LLEAKPO | Channel 0 Low-Leak Enable Input |
| 66 | HIZMEASPO | Channel 0 High-Impedance Enable Input For PMU Measure Output |
| - | EP | Exposed Pad. Internally connected to ground. Connect to a large open copper PCB plane or heatsink <br> to maximize thermal performance. Not intended as an electrical connection point. |

## Detailed Description

The MAX9979 dual-channel pin electronics DCL/PMU integrates multiple pin-electronics functions into a single IC. Each channel includes a four-level pin driver, a window comparator, a differential comparator, dynamic clamps, a versatile PMU, an active load, and 14 independent 16-bit level-setting DACs. Additionally, each channel of the MAX9979 features programmable cabledroop compensation for the driver output and for the comparator input, adjustable driver output resistance, and driver slew-rate adjustment.
The MAX9979 driver features a wide -1.5 V to +6.5 V highspeed operating range, high-impedance and active-termination (3rd-level drive) modes, and is highly linear even at low voltage swings. The MAX9979 also features a built-in super voltage (VHH) level up to 13 V . The driver provides high-speed differential control inputs compatible with most high-speed logic families. The window
comparators provide extremely low timing variation over changes in slew rate, pulse width, or overdrive voltage, and have $50 \Omega$ source outputs internally terminated to an applied voltage at CTV_. When high-impedance mode is selected, the programmable dynamic clamps provide damping of high-speed DUT waveforms. The 20 mA active load facilitates fast contact testing when used in conjunction with the comparators, and functions as a pullup for open-drain/collector DUT outputs. The PMU offers five current ranges from $\pm 2 \mu \mathrm{~A}$ to $\pm 50 \mathrm{~mA}$ and can force and measure current or voltage. Placing the MAX9979 DUT_ output into its very low-leakage state disables the DCL functions and the PMU force function. This feature is convenient for making IDDQ measurements without the need for an output disconnect relay. Low-leakage control is independent for each channel. An SPI-compatible serial interface and external inputs configure the MAX9979.

## Dual 1.1Gbps Pin Electronics with Integrated PMU and Level-Setting DACs



Figure 1. Simplified Block Diagram. Only one of two channels is shown. The PMU is shown in high range. The single serial interface controls both channels.

# Dual 1.1Gbps Pin Electronics with Integrated PMU and Level-Setting DACs 

The integration of DCL and PMU functions in the MAX9979 requires defined states to manage the interaction of these resources. The PMU controls supersede those of the DCL, as described below and shown in Table 1. Important details to keep in mind are:

- Normal high-speed DCL operation is intended only when the PMU is in the FNMN state and the DCL is available, as indicated by Note B in Table 1.
- Forcing $\overline{\text { LLEAKP_ }_{-}}=0$ immediately places the DCL into low-leak mode, and the PMU into its highimpedance state independent of any other programmed control bit or external control inputs. Forcing $\overline{\text { LLEAKP }_{-}}=1$ is required to allow any other mode of operation.
- Forcing $\mathrm{HIZFORCE}=1$ enables the PMU and simultaneously forces the DCL into low-leak mode.
- Additional PMU settings such as the force and measure modes, current range, the measure output, comparators, and the clamp features are controlled as described later in this document.
- The MAX9979 provides calibration modes under which both the DCL and the PMU are simultaneously active. Forcing HIZFORCE- $=0$ ordinarily disables the PMU, however, when LLEAKS_ is not asserted, the FMODE_ and MMODE_ bits select these calibra-
tion modes. While in a calibration mode, the DCL states are still selected by the controls normally associated with those functions. When in a calibration mode, the PMU range $A$ is not available. The PMU range defaults to range $B$ if the serial-interface bit RS2_ $=1$.


## Driver

The driver uses a high-speed multiplexer to select one of three DAC voltages (DHV_, DLV_, and DTV_), or to select high-impedance mode. Multiplexer switching is controlled by high-speed differential inputs DATA_/NDATA_ and RCV_/NRCV_ and mode-control bit TMSEL_ (see Table 2). The multiplexer output is buffered to drive DUT_. A programmable slew-rate circuit controls the slew rate of the buffer input.
In high-impedance mode, the clamps and comparators remain connected to DUT_, the DUT_ bias current is less than $\pm 2 \mu \mathrm{~A}$, and the node continues to track highspeed signals. In low-leakage mode, the bias current at DUT_ is further reduced to less than $\pm 10 \mathrm{nA}$, yet signal tracking slows.
The nominal driver output resistance is $50 \Omega$ and features an adjustment range of $\pm 2.5 \Omega$ through the serial interface in $360 \mathrm{~m} \Omega$ increments. Contact the factory for different output resistance values.

Table 1. MAX9979 Mode Selection

| MODES | DRIVER | COMPARATOR | LOAD | PMU | FMODE_ | MMODE_ | $\overline{\text { LLEAKP_ }}$ | HIZFORCE_ | NOTE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PMU | Low leak | Low leak | Low leak | FVMI | 0 | 0 | 1 | 1 | - |
|  | Low leak | Low leak | Low leak | FVMV | 0 | 1 | 1 | 1 | - |
|  | Low leak | Low leak | Low leak | FIMI | 1 | 0 | 1 | 1 | - |
|  | Low leak | Low leak | Low leak | FIMV | 1 | 1 | 1 | 1 | - |
| DCL | Low leak | Available | Available | FVMI | 0 | 0 | 1 | 0 | A |
|  | Available | Available | Available | FIMV | 0 | 1 | 1 | 0 | A |
|  | Available | Available | Available | FNMN | 1 | 0 | 1 | 0 | B |
|  | Available | Available | Available | FNMV | 1 | 1 | 1 | 0 | A |
| FNMx | Low leak | Low leak | Low leak | FNMN | X | 0 | 0 | X | - |
|  | Low leak | Low leak | Low leak | FNMV | X | 1 | 0 | X | - |

A = Calibration modes.
$B=$ Normal high-speed DCL operation mode.

## Dual 1.1Gbps Pin Electronics with Integrated PMU and Level-Setting DACs

Table 2. Driver Control

| SERIAL-INTERFACE BITS |  |  | DIGITAL INPUTS |  |  |  | DRIVER OUTPUT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LLEAKS_ | ENVHHS | TMSEL | $\overline{\text { LLEAKP_ }}$ | ENVHHP_ | RCV_ | DATA |  |
| 0 | ${ }^{*}$ | X | 1 | 1 | 0 | 0 | Drive to DLV |
| 0 | $\chi^{*}$ | X | 1 | 1 | 0 | 1 | Drive to DHV |
| 0 | 0 | 0 | 1 | 1 | 1 | X | High-impedance receive |
| 0 | 0 | 1 | 1 | 1 | 1 | X | Drive to DTV |
| 0 | 1 | X | 1 | X | 1 | X | Drive to VHH** |
| 0 | 0 | X | 1 | 0 | X | X | Drive to VHH** |
| X | X | X | 0 | X | X | X | Low leak |
| 1 | X | X | X | X | X | X | Low leak |

*Specified DHV, DLV transition times are not altered by the state of ENVHHS_.
${ }^{* *} P M U$ and active load must be disabled to drive to $V H H_{-}\left(\overline{H I Z F O R C E}=0, F M O D E_{-}=1, M M O D E_{-}=0, L D D I S_{-}=1\right)$.

## Table 3. Driver Slew Control

| SC1 $_{-}$ | SCO_ $_{-}$ | DRIVER SLEW RATE (\%) |
| :---: | :---: | :---: |
| 0 | 0 | $100^{\star}$ |
| 0 | 1 | 75 |
| 1 | 0 | 50 |
| 1 | 1 | 25 |

*The power-on-reset and $\overline{R S T}$ default value.

## Driver Slew Control

A slew-rate circuit controls the slew rate of the buffer input. Select one of four possible slew rates according to Table 3. The speed of the internal multiplexer sets the $100 \%$ driver slew rate (see the Driver Large-Signal Response graph in the Typical Operating Characteristics section). SC1 and SCO are set to 0 at power-up or when RST is forced low.

## VHH Function

VHH allows DUT_ to drive voltages up to 13 V . The VHH_DAC, which doubles as the PMU's CLAMPHI_ DAC, adjusts from 0 to +13 V . Table 2 indicates the control settings required to set DUT_ to VHH_. Table 23 shows the transfer function for the $\overline{\mathrm{VHH}}$ _ DAC.

## Driver Cable-Droop Compensation

The driver incorporates active cable-droop compensation. At high frequencies, transmission-line effects from the DUT_ output, across the tester signal delivery path to the device under test, can degrade the output waveform fidelity, resulting in a highly degraded or unusable signal. The compensation circuit counters this degradation by adding a double time-constant decaying wave-


Figure 2. Cable-Droop Compensation
form to the nominal output waveform (pre-emphasis). Figure 2 depicts a comparison between a typical driver and the MAX9979, and shows how droop compensation counters signal degradation. Control bits CDRPO, CDRP1, and CDRP2 vary the amplitude of the compensation signal. Table 4 shows the percent compensation as a function of control bit settings. The power-on-reset and $\overline{\text { RST }}$ values for CDRPO, CDRP1, and CDRP2 are 0. The specified default value is CDRPO $=1$ for Electrical Characteristics table data.

## Dual 1.1Gbps Pin Electronics with Integrated PMU and Level-Setting DACs

Table 4. Cable-Droop Compensation Control

| SERIAL-INTERFACE BITS |  |  | DROOP COMPENSATION (\%) |
| :---: | :---: | :---: | :---: |
| CDRP2 | CDRP1_ | CDRPO_ |  |
| 0 | 0 | 0 | 0* |
| 0 | 0 | 1 | 1.5** |
| 0 | 1 | 0 | 3 |
| 0 | 1 | 1 | 4.5 |
| 1 | 0 | 0 | 6 |
| 1 | 0 | 1 | 7.5 |
| 1 | 1 | 0 | 9 |
| 1 | 1 | 1 | 10.5 |

*The power-on-reset and $\overline{R S T}$ default value.
**Specified default value for Electrical Characteristics table data.

Adjustable Driver Output Impedance ( $\Delta$ Ro) The MAX9979's nominal $50 \Omega$ driver output resistance is adjustable by $\pm 2.5 \Omega$ with a $360 \mathrm{~m} \Omega$ resolution. The RO bits in the DCL calibration register set the resistance
value. Table 5 presents the output resistance control logic. The output resistance is set to Ro $+0.0 \Omega$ (0b1000) at power-up or when $\overline{\text { RST }}$ is forced low.

Table 5. Output Resistance Control

| SERIAL-INTERFACE BITS |  |  |  | DRIVER OUTPUT RESISTANCE ( $\Omega$ ) |
| :---: | :---: | :---: | :---: | :---: |
| RO3_ | RO2 | RO1_ | ROO_ |  |
| 0 | 0 | 0 | 0 | RO-2.88 |
| 0 | 0 | 0 | 1 | RO-2.52 |
| 0 | 0 | 1 | 0 | Ro-2.16 |
| 0 | 0 | 1 | 1 | Ro-1.80 |
| 0 | 1 | 0 | 0 | Ro-1.44 |
| 0 | 1 | 0 | 1 | Ro-1.08 |
| 0 | 1 | 1 | 0 | Ro-0.72 |
| 0 | 1 | 1 | 1 | Ro-0.36 |
| 1 | 0 | 0 | 0 | Ro + $0^{*}$ |
| 1 | 0 | 0 | 1 | $\mathrm{Ro}+0.36$ |
| 1 | 0 | 1 | 0 | $\mathrm{Ro}+0.72$ |
| 1 | 0 | 1 | 1 | $\mathrm{R}_{\mathrm{O}}+1.08$ |
| 1 | 1 | 0 | 0 | Ro + 1.44 |
| 1 | 1 | 0 | 1 | $\mathrm{Ro}_{\mathrm{O}}+1.80$ |
| 1 | 1 | 1 | 0 | Ro + 2.16 |
| 1 | 1 | 1 | 1 | Ro + 2.52 |

*Power-on-reset and $\overline{R S T}$ default value.

# Dual 1.1Gbps Pin Electronics with Integrated PMU and Level-Setting DACs 

## Driver DATA Invert Mode

The DATA_/NDATA_ signals for a driver channel are internally inverted when the INVERT_ bit in the DCL register is asserted. The INVERT_ bit is set to 0 at powerup or when RST is forced low.

Driver Differential Data Mode
The MAX9979 allows the drivers to be configured for control of both channels from the channel 0 DATAO/NDATAO inputs. This feature allows the two channels to drive DUT nodes in parallel, providing a $25 \Omega$ driver at twice the nominal drive current. Enable this feature by setting the DIFFERENTIALO bit in the DCL register. The DIFFERENTIALO bit is set to 0 at power-up or when $\overline{\text { RST }}$ is forced low.

Driver Invert + Differential Data Mode Combining the differential and the invert modes allows the two channels to produce complementary outputs at DUT0 and DUT1 from a single digital data stream at DATAO/NDATAO. The driver block diagram (Figure 3) shows the logic of the differential and inverted modes.

Bias Voltage Input (BV_) Apply a voltage to $\mathrm{BV}_{\mathrm{V}}$ that is $\geq$ the $\mathrm{V}_{\mathbb{I}}$ voltage used for the DATA_ and RCV_ inputs (VIH (DATA_, RCV_)) < $\mathrm{V}_{\mathrm{BV}}<3.5 \mathrm{~V}$, because there are ESD-protection diodes between $B V_{-}$and the high-speed inputs. Failure to do this turns on the protection diodes, degrading the DATA_ and RCV_ signals. Input bias current for $B V_{-}$is less than $1 \mu \mathrm{~A}$.

## Driver Voltage Clamps

The voltage clamps (high and low) limit the voltage at DUT_ and suppress reflections when the channel is configured as a high-impedance receiver. The clamps behave as diodes connected to the outputs of highcurrent buffers (Figure 1). Internal circuitry compensates for the diode drop at 1 mA clamp current. Set the clamp voltages using the level-setting DACs (CPHV_ and CPLV_). The clamps are enabled only when the driver is in the high-impedance mode. For transient suppression, set the clamp voltages to approximately the minimum and maximum expected DUT_ voltage range. The optimal clamp voltages are application-specific and must be empirically determined. Set the clamp
voltages at least 0.7 V outside the expected DUT_ voltage range when not using the clamps. Overvoltage protection then remains active without loading DUT_. Driver clamps are always and only enabled in driver high-impedance mode.

High-Speed Comparators
The MAX9979 provides two independent high-speed comparators for each channel. Each comparator has one input connected internally to DUT_ and the other input connected to either CHV_ or CLV_ (Figure 4). Cable-droop compensation is present on both channels. Comparator outputs are a logical result of the input conditions.
This configuration switches a 16 mA current source between the two outputs, and each output has an internal termination resistor connected to CTV_. These resistors are typically $50 \Omega$. Use alternate configurations to terminate different path impedance provided that the absolute maximum ratings are not exceeded. Note that the resistor value also sets the voltage swing. The output provides a nominal 400 mV P-P swing with a $50 \Omega$ load termination, and a $50 \Omega$ source termination. See the Electrical Characteristics section titled High-Speed Comparators, Logic Outputs for definition of the VOH voltage.

## Single-Ended Window Comparator

 Set the DIFFERENTIAL1 bit $=0$ in the channel 1 DCL register to enable the high-speed window comparator. DAC voltages CHV_ and CLV_ control the comparator thresholds. Table 6 shows the truth table for the comparators. Figure 4 shows the comparator block diagram.
## Table 6. Single-Ended Window Comparator Truth Table

| CONDITION |  | CH | CL |
| :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {DUT }}<\mathrm{V}_{\text {CHV }}$ | $V_{\text {DUT_ }}<\mathrm{V}_{\text {CLV }}$ | 0 | 0 |
| $\mathrm{V}_{\text {DUT_ }}<\mathrm{V}_{\text {CHV_ }}$ | $V_{\text {DUT_ }}>\mathrm{V}_{\text {CLV_ }}$ | 0 | 1 |
| $\mathrm{V}_{\text {DUT }}>\mathrm{V}_{\text {CHV_ }}$ | $V_{\text {DUT_ }}<\mathrm{V}_{\text {CLV }}$ | 1 | 0 |
| VDUT_ > VCHV_ | $V_{\text {DUT }}>\mathrm{V}_{\text {CLV_ }}$ | 1 | 1 |

## Dual 1.1Gbps Pin Electronics with Integrated PMU and Level-Setting DACs


3. Driver Block Diagram

## Dual 1.1Gbps Pin Electronics with Integrated PMU and Level-Setting DACs



Figure 4. High-Speed Comparators Block Diagram

# Dual 1.1Gbps Pin Electronics with Integrated PMU and Level-Setting DACs 

Table 7. Differential Window Comparator Truth Table

| CONDITION |  | CHO | CLO |
| :---: | :---: | :---: | :---: |
| VDUTO - V ${ }_{\text {DUT1 }}<\mathrm{V}_{\text {CHV1 }}$ - V ${ }_{\text {DGS }}$ | VDUTO - V ${ }_{\text {dUT1 }}$ < VCLV1 - V ${ }_{\text {DGS }}$ | 0 | 0 |
| VDUT0 - V ${ }_{\text {DUT1 }}<\mathrm{V}_{\text {CHV1 }}$ - V ${ }_{\text {DGS }}$ | V DUTO - V ${ }_{\text {DUT1 }}>\mathrm{V}_{\text {CLV1 }}$ - $\mathrm{V}_{\text {DGS }}$ | 0 | 1 |
| $V_{\text {DUT0 }}-V_{\text {DUT1 }}>\mathrm{V}_{\text {CHV1 }}-\mathrm{V}_{\text {DGS }}$ | V DUTO - V ${ }_{\text {DUT1 }}$ < V $\mathrm{V}_{\text {CLV1 }}$ - $\mathrm{V}_{\text {DGS }}$ | 1 | 0 |
| V ${ }_{\text {DUTO }}$ - V ${ }_{\text {DUT1 }}>\mathrm{V}_{\text {CHV1 }}$ - V ${ }_{\text {DGS }}$ | V DUTO - VDUT1 > VCLV1 - V ${ }_{\text {DGS }}$ | 1 | 1 |

## Differential Window Comparator

Set the DIFFERENTIAL1 bit $=1$ in the channel 1 DCL register to enable the high-speed differential window comparator. CHV1 and CLV1 control the differential comparator thresholds. CHVO and CLVO are not used when differential comparison is active. The valid voltage range for CHV1 and CLV1 in differential comparison mode is $\pm 1 \mathrm{~V}$. Setting levels outside $\pm 1 \mathrm{~V}$ does not damage the device, but performance is not guaranteed. Differential comparator outputs are multiplexed to the channel 0 comparator outputs. The channel 1 comparator outputs are both forced to a high state. Figure 4 shows the operation of the comparators. Table 7 shows the truth table for the differential comparator. Figure 4 shows the comparator block diagram.

Comparator Hysteresis
The DCL calibration register controls the high-speed comparator hysteresis. The HYST bits of that register
select one of eight values $(0,2 m V, 4 m V, 6 m V, 8 m V$, 10 mV , 12 mV , or 15 mV ). Hysteresis control affects both single-ended and differential comparators. The HYST bits are set to Ob000 at power-up or when $\overline{\mathrm{RST}}$ is forced low. Table 8 shows the HYST bit functions.
Table 8. Hysteresis Logic

| SERIAL-INTERFACE BITS |  |  | COMPARATOR <br> HYSTERESIS (mV) |
| :---: | :---: | :---: | :---: |
| HYST1_ $_{\mathbf{-}}$ | HYST1_ $_{-}$ | HYSTO_ $_{-}$ |  |
| 0 | 0 | 1 | 2 |
| 0 | 0 | 0 | 4 |
| 0 | 1 | 1 | 6 |
| 0 | 1 | 0 | 8 |
| 1 | 0 | 1 | 10 |
| 1 | 0 | 0 | 12 |
| 1 | 1 | 1 | 15 |
| 1 | 1 |  |  |



Figure 5. Active Load Block Diagram (One Channel Shown)

# Dual 1.1Gbps Pin Electronics with Integrated PMU and Level-Setting DACs 

Comparator Cable-Droop Compensation
Control comparator cable-droop compensation using the same serial bits used for the driver droop compensation, CDRP_. Cable-droop compensation is active for both the single-ended and the differential comparators.

## Active Load

The active load is a linearly programmable current source and sink, a commutation buffer, and a diode bridge (Figure 5). Level-setting DACs VLDH_ and VLDL_ set the sink and source currents from 0 to 20 mA . Level-setting DAC VCOM_ sets the commutation buffer output voltage. The source and sink naming convention is referenced to the MAX9979, so current out of the MAX9979 constitutes source current and current into the MAX9979 constitutes sink current.
The programmed source current loads the device under test when VDUT_ < VCOM_. The programmed sink current loads the device under test when VDUT_ > VCOM_. The high-speed differential inputs (RCV_/NRCV_) and three bits of the control word (LLDIS_, LDCAL_, and TMSEL_) control the load. LLEAKP_ and LLEAK_ place the load into low-leakage mode. The low-leakage controls override other controls. Table 9 details load control logic.

Load Calibration Enable (LDCAL_) LDCAL_ allows the load and driver to be simultaneously enabled for diagnostic purposes. LDDIS_ overrides LDCAL_.

## Parametric Measurement Unit (PMU)

The MAX9979 PMU forces and measures voltages from -1.5 V to 6.5 V , and currents up to $\pm 50 \mathrm{~mA}$. The lowest full-scale current range is $\pm 2 \mu \mathrm{~A}$. Available PMU modes are force-voltage/measure voltage (FVMV), force-voltage/measure current (FVMI), force-current/measure current (FIMI), force-current/measure voltage (FIMV), force-nothing/measure voltage (FNMV), and force-nothing/measure nothing (FNMN). Figure 6 presents a block diagram on the PMU.

## PMU Current-Range Selection

 Three bits from the control word (RS0, RS1, and RS2) control the full-scale current range for both forcecurrent (FI) and measure-current (MI) modes. The PMU ranges are independent of the programmed PMU mode, except range $A$, which is not allowed in any calibration mode. In these modes range A defaults to range $B$ (see Table 1). Table 10 presents the PMU cur-rent-range control logic.Table 9. Load Control Logic

| RCV $_{-}$ | TMSEL_ $_{-}$ | LDDIS_ $_{-}$ | LDCAL $_{-}$ | LLEAKS $_{-}$ | $\overline{\text { LLEAKP }}_{-}$ | LOAD STATE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $X$ | $X$ | X | X | 1 | X | Low leak |
| X | X | X | X | X | 0 | Low leak |
| 0 | X | 0 | 0 | 0 | 1 | Off |
| X | X | 1 | X | 0 | 1 | Off |
| 1 | 1 | 0 | 0 | 0 | 1 | Off |
| 1 | 0 | 0 | 0 | 0 | 1 | On |
| $X$ | $X$ | 0 | 1 | 0 | 1 | On |

Table 10. PMU Current-Range Control

| DIGITAL INPUT | SERIAL-INTERFACE BITS |  |  |  | RANGE |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LLEAKP_ | HIZFORCE | RS2_ | RS1_ | RSO_ |  |
| X | X | 0 | 0 | 0 | E |
| X | X | 0 | 0 | 1 | D |
| X | X | 0 | 1 | 0 | C |
| X | X | 0 | 1 | 1 | B |
| X | 0 | 1 | X | X | B* |
| 0 | 1 | 1 | X | X | B* |
| 1 | 1 | 1 | X | X | A |

*Range A operation is not allowed for PMU high-impedance modes-PMU defaults to range B.

# Dual 1.1Gbps Pin Electronics with Integrated PMU and Level-Setting DACs 



Figure 6. PMU Block Diagram (One Channel Shown)

# Dual 1.1Gbps Pin Electronics with Integrated PMU and Level-Setting DACs 

## PMU Comparators

Two comparators, configured as a window comparator, monitor the MEASV_ and MEASI_ signals (Figure 6). Level-setting DACs IVMAX_ and IVMIN_ set the high and low thresholds that determine the window (DAC IVMAX_ shares duties with VHH_). Both PMU window comparator outputs are open-drain and share a single serial disable bit (DISABLE_) that puts the outputs in a high-impedance, low-leakage state. MEAS_ includes the influence of VIOS, while the comparator outputs do not. Table 11 presents the PMU comparator output logic.

PMU Measure Output (MEAS_)
The MEAS_ output presents a voltage proportional to the measured voltage or current. Force logic input HIZMEASP_ or bit HIZMEASS_ low to place MEAS_ in a low-leakage, high-impedance state.

## VIOS Offset Level for PMU Measure Voltage MEAS_ Output

 In MV mode, use the VIOS level-setting DAC to offset the MEAS_ output voltage. The valid range of VIOS is 0 to 1.5 V , but the VIOS DAC is programmable from -1.25 V to +3.75 V . The single VIOS DAC is shared by both channels. VIOS allows level shifting the MEAS_ output, useful when MEAS_ is read by a unipolar ADC. The nominal $0 \times 0000$ to $0 \times$ FFFFF code range for VIOS equates to -1.25 V to +3.75 V . The power-on-reset and $\overline{\mathrm{RST}}$ state of VIOS is $0 \times 4000$, or OV, the level for normal operation. The MEAS_ output tracks DGS. The VIOS DAC range is programmable outside the valid operational range of the VIOS signal, but doing so will not harm the device. Table 23 presents the VIOS DAC transfer function.
## IIOS Reference Level for PMU Measure Current

 MEAS_Output In MI mode, adjust the MEAS_ output around the IDUT_ $=0$ center reference using the IIOS level-setting DAC. IIOS is programmable from 0 to 5 V , but levels outside of the 2 V to 4 V range are invalid. The single IIOS DAC is shared by both channels. IIOS allows level shifting the $\pm 4 \mathrm{~V} \mathrm{Ml}$ output range to fully above ground at the MEAS_ output, useful when MEAS_ is read by a unipolar ADC. The nominal $0 \times 0000$ to $0 \times$ FFFFF code range for IIOS equates to 0 to 5 V . The power-on-reset and $\overline{\text { RST }}$ state of IIOS is $0 \times 4000$, or 1.25 V . For normal operation, the level of IIOS is 2.5 V for a -1.5 V to +6.5 V MI MEAS output. The IIOS DAC range is programmable outside the valid operational range of the IIOS signal, but doing so will not harm the device. Table 23 presents the IIOS DAC transfer function.The MI MEAS_ output is a buffered version of an internal node that is used to close the force-current loop. The sourcing range of forced current is limited for IIOS levels above 3.5 V by the VIN upper limit of approximately 7.5 V .

## PMU Sense

Control bit PMUSENSE_ determines which of two inputs reaches the PMU sense amplifier (Figure 6). One input is from DUT_ through an internal $10 \mathrm{k} \Omega$ resistor, the other input is from external input SENSE_. Not shown in Figure 6 is a third input to the sense amplifier (GND), which is used in VHH and FNMN modes to isolate and protect the amplifier from potential overvoltage and glitches. GND is connected automatically based on mode setting and no discrete control is required. Table 12 presents the PMU sense control logic.

## Table 11. PMU Comparator Output Logic

| $\overline{\text { DISABLE_ }}$ BIT | CONDITION | COMPARATOR OUTPUTS |  |
| :---: | :---: | :---: | :---: |
|  |  | DUTHI_ | DUTLO_ |
| 0 | X | High impedance | High impedance |
| 1 | $\mathrm{V}_{\text {MEASURE }}>\mathrm{V}_{\text {IVMAX }}$ and $\mathrm{V}_{\text {IVMII }}$ | 0 | 1 |
| 1 | VIVMAX $>$ V ${ }_{\text {MEASURE }}>$ VIVMIN | 1 | 1 |
| 1 | VIVMAX and Vivmin $>$ V MEASURE | 1 | 0 |
| 1 | VIVMIN $>$ V ${ }_{\text {MEASURE }}>\mathrm{V}_{\text {IVMAX }}{ }^{*}$ | 0 | 0 |

[^0]
# Dual 1.1Gbps Pin Electronics with Integrated PMU and Level-Setting DACs 

Table 12. PMU Sense Control Logic

| DIGITAL INPUT | SERIAL-INTERFACE BITS |  |  |  | PMU MODE | SENSE PATH |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LLEAKP_ | HIZFORCE_ | FMODE | MMODE | PMUSENSE_ |  |  |
| 1 | 1 | X | X | 0 | FyMy* | Internal |
| 1 | 1 | X | X | 1 | FyMy* | External |
| 1 | 0 | 0 | X | 0 | FVMy* (calibration) | Internal |
| 1 | 0 | 0 | X | 1 | FVMy* (calibration) | External |
| 1 | 0 | 1 | 0 | X | FNMN | GND |
| 1 | 0 | 1 | 1 | 0 | FNMV (calibration) | Internal |
| 1 | 0 | 1 | 1 | 1 | FNMV (calibration) | External |
| 0 | X | X | 0 | X | FNMN | GND |
| 0 | X | X | 1 | 0 | FNMV (calibration) | Internal |
| 0 | X | X | 1 | 1 | FNMV (calibration) | External |

* $y=$ V or 1 .

PMU Analog Signal Polarities
In FV mode, DUT_ voltage is proportional to levelsetting DAC voltage $\mathrm{V}_{\mathrm{I}}$. In FI mode, the current flowing out of DUT_ is equal to:

$$
\frac{\left(\mathrm{V}_{\text {IN }}-V_{\text {IIOS }}\right)}{4 \times \mathrm{R}_{\text {RANGE }}}
$$

Positive current is defined as flowing out of the PMU. In FN mode, the PMU output is high impedance. Table 13 presents the range resistor values. Table 23 presents the DAC transfer functions.

PMU Voltage Clamps
Voltage clamps are available on the PMU output only in the FI mode. Program the clamps with level-setting DACs CLAMPLO_ and CLAMPHI_. The PMU voltage clamps handle the full $\pm 50 \mathrm{~mA}$ and are triggered by the voltage at DUT_ independent of the voltage at SENSE_. The voltage clamps override the PMU only, and do not limit the voltage of external sources. If an external

Table 13. Range Resistor Values

| RANGE | RESISTOR VALUE ( $\Omega$ ) |
| :---: | :---: |
| A | 20 |
| B | 500 |
| C | 5 k |
| D | 50 k |
| E | 500 k |

source drives DUT_ beyond a voltage clamp level, the PMU will current limit safely. When a PMU voltage clamp is active and at its limit, the MV and MI functions remain valid. Do not let external voltage levels at DUT_ exceed the absolute maximum rating limits.

## PMU Current Clamps

 Current clamps are available on the PMU output only in the FV mode. Program the clamps with level-setting DACs CLAMPLO_ and CLAMPHI_. The PMU current clamps handle the full current range ( $\pm 50 \mathrm{~mA}$ for range $\mathrm{A}, \pm 2 \mathrm{~mA}$ for range B , etc.). If the clamp currents are exceeded, the PMU enters a constant-voltage mode. The current clamp circuits override the PMU only, and do not limit external sources. When a PMU current clamp is active, the MV and MI functions are still valid.PMU Clamp Enable
The CLENABLE_ bit in the PMU register enable the voltage and current clamps. Table 14 presents the clamp enable control logic.

Table 14. Clamp Enable Control Logic

| CLENABLE_BIT | MODE |
| :---: | :---: |
| 1 | Clamps enabled |
| 0 | Clamps disabled |

# Dual 1.1Gbps Pin Electronics with Integrated PMU and Level-Setting DACs 

PMU Voltage/Current-Limit Flags
The PMU features two comparators, arranged as a window comparator, to flag current or voltage levels, allowing fast go/no-go testing. The comparators monitor the load current or voltage, and compare it to level-setting DACs IVMAX and IVMIN. The MMODE_ bit selects whether the window comparator monitors MEASV_ or MEASI_ (Figure 6). If MMODE_ selects MEASV_ then the PMUSENSE_ bit selects either the SENSE_ input or DUT_ (Figure 6).

## Independent Control of PMU Feedback Switch <br> and Measure Switch

Two single-pole/double-throw (SPDT) switches determine the mode of operation of the PMU. One switch determines whether the sensed DUT_ current or DUT_ voltage is fed back to the input, and thus determines which of these parameters is forced. The other switch determines whether the sensed DUT_ current or DUT_ voltage is presented at MEAS_. Independent control of these switches and the force high-impedance state allow for flexible modes of operation beyond the traditional force-voltage/measure-current (FVMI) and force-current/measure-voltage (FIMV) modes. The modes supported are:

- FVMI: Force-voltage/measure-current mode
- FIMV: Force-current/measure-voltage mode
- FVMV: Force-voltage/measure-voltage mode
- FIMI: Force-current/measure-current mode
- FNMV: Force-nothing/measure-voltage mode
- FNMN: Force-nothing/measure-nothing mode

PMU Measure Output High-Impedance Control The MEAS_ output features a low-leakage, high-impedance state. To activate this state, either place the HIZMEASS_ bit low or force the HIZMEASP_ logic input low. The two controls are logically ANDed together (Figure 6). The HIZMEASP_ input allows multiplexing between PMU measure outputs without the use of the serial interface. At power-up, HIZMEASS_ defaults low, placing MEAS_ in a high-impedance state. Table 15 presents the high-impedance control logic for the MEAS_ output.

## PMU Low-Leakage Mode

The PMU output features a low-leakage, high-impedance state. To activate this state, either place the HIZFORCE_ bit low or force the $\overline{\text { LLEAKP_ logic input }}$ low. The two controls are logically ANDed together (Figure 6). At power-up, HIZFORCE_ defaults low, placing

Table 15. Measure Output High-Impedance Control Logic

| HIZMEASS_- <br> BIT | $\overline{\text { HIZMEASP_}_{-}}$ <br> INPUT | MEAS_STATE |
| :---: | :---: | :---: |
| 1 | 1 | Measure output enabled |
| 1 | 0 | High impedance |
| 0 | 1 | High impedance |
| 0 | 0 | High impedance |

the PMU in a low-leakage state. Table 1 presents the low-leakage logic for the PMU output.

PMU DUT Ground Sense (DGS)
All the DAC and MEAS_ outputs track with respect to the DUT ground sense input (DGS). Connect DGS to the ground of the device under test.

## PMU DUT_ Node Force and Sense Switches

 The MAX9979 features additional PMU force (PMU-F) and PMU sense (PMU-S) connections, through serialcontrolled switches, that are shared between channels (Figure 6) and can be used to connect an external PMU. The force switch is maximum $100 \Omega$, and the sense switch is maximum $2.5 \mathrm{k} \Omega$.
## PMU DUT_ Voltage Swing vs. DUT_Current and Power-Supply Voltages

 Two issues limit the DUT_ voltage that the PMU delivers. The first issue is the headroom required by the amplifiers and other on-chip circuitry at zero output current. The second issue is the headroom required with sense resistor and additional circuit voltage drops at full-scale current. When the PMU is sourcing or sinking DUT_ current, the voltage range is reduced linearly. This compliance curve applies to both FV and FI modes and is independent of VDGS. Because the forced DUT_ voltage in FV mode is = DGS + VIN, VDUT_ is further limited by the VDGS and the -2.5 V to +7.5 V Vin range. Force output capabilities of the PMU are presented in Figure 7.These limitations are based on the guaranteed performance of the MAX9979. Operating the DUT node outside these limits will not harm the MAX9979, as long as the absolute maximum rating limits are observed. With the above considerations, it is possible to extend the range of the DUT swing beyond the limits of Figure 7. However, some specifications, such as linearity, will begin to degrade. Performance while operating outside the limits shown in Figure 7 is not guaranteed.

## Dual 1.1Gbps Pin Electronics with Integrated PMU and Level-Setting DACs



Figure 7. Output-Voltage Range

## Serial Interface

An SPI-compatible serial interface and the logic-controlled inputs shown in Table 1 control the MAX9979. The serial interface, detailed in Figure 8, operates with
clock speeds up to 50 MHz and includes the signals $\overline{\mathrm{CS}}$, SCLK, DIN, $\overline{R S T}, \overline{L O A D}$, and DOUT. Serial-interface timing is shown in Figure 9 and timing specifications are detailed in the Electrical Characteristics section.

## Loading Data into the MAX9979

Load data into the 24-bit shift register from DIN on the rising edge of SCLK, while $\overline{\mathrm{CS}}$ is low (Figure 8). The MAX9979 is updated when the control and level-setting data are latched into the control and level-setting registers. The control and level-setting registers are separated from the shift register by the input and channel-select registers. Two methods allow data to transfer from the shift register to the control and level-setting registers, depending on the state of external digital input LOAD.
Holding $\overline{\mathrm{LOAD}}$ high during the rising edge of $\overline{\mathrm{CS}}$ allows the shift register data to transfer only into the input and channel-select registers. Force $\overline{\text { LOAD }}$ low to transfer the data into the control and level-setting registers. Changes update on the falling edge of LOAD, which allows preloading of data and facilitates synchronizing updates across multiple devices.


Figure 8. Serial-Interface Block Diagram

## Dual 1.1Gbps Pin Electronics with Integrated PMU and Level-Setting DACs



Figure 9. Serial-Interface Timing

Holding $\overline{\text { LOAD }}$ low during the rising edge of $\overline{\mathrm{CS}}$ forces the input and channel-select registers to become transparent and all data transfers through these registers directly to the control and level-setting registers. Changes update on the rising edge of $\overline{\mathrm{CS}}$. Figures 10 and 11 show how $\overline{\text { LOAD }}$ and $\overline{\mathrm{CS}}$ function, and also the data configuration of SCLK, DIN, and DOUT.
The calibration registers change on the rising edge of $\overline{\mathrm{CS}}$, regardless of the state of $\overline{\mathrm{LOAD}}$.

DOUT
DOUT is a buffered version of the last bit in the serialinterface shift register. The complete contents of the shift register can be read at DOUT during the next write cycle. To shift data out without modifying any registers, perform a write with address bits A4 and A5 set to 0 . Use DOUT to daisy chain multiple devices, and/or to
verify that data were properly shifted in during the previous communication.

Controlling the MAX9979
Control and level-setting registers are selected to receive data based on the channel and mode-select bits (A0-A7). Table 16 presents the control register bits and their functions. Level-setting DAC data and controlregister data are contained in the 16 data bits D0-D16. Tables 15, 16, and 17 detail the bit functions. Clock in bit A7 first, and bit DO last, as shown in Figure 8.
Bit A6 allows access to the DAC calibration registers. Use the calibration registers to adjust the gain and offset of each DAC. Set bit A6 to write to the calibration registers (Table 18). See the Level-Setting DACs section for more information.

## Dual 1.1Gbps Pin Electronics with Integrated PMU and Level-Setting DACs



Figure 10. Using $\overline{L O A D}$ to Update the Level-Setting and Control Registers


Figure 11. Using $\overline{\mathrm{CS}}$ to Update the Level-Setting and Control Registers ( $\overline{\text { LOAD Held Low) }}$

## Dual 1.1Gbps Pin Electronics with Integrated PMU and Level-Setting DACs

Table 16. MAX9979 Control and Calibration Register Bits

| REGISTER | FUNCTION |
| :---: | :---: |
| CDRP_ | Driver and comparator cable-droop compensation |
| CLENABLE_ | PMU clamp enable |
| DIFFERENTIALO | Select DATA1/NDATA1 as data control for both channels 1 and 2 (Figure 3) |
| DIFFERENTIAL1 | Enable differential comparator outputs (Figure 4) |
| $\overline{\text { DISABLE_ }}$ | PMU comparator output disable |
| ENVHHS_ | VHH_ mode enable |
| FMODE_ | PMU force-mode control |
| GCAL | DAC gain calibration |
| HIZFORCE_ | PMU DUT_ high-impedance control |
| HIZMEASS_ | PMU measure output high-impedance control |
| HYST_ | High-speed comparator hysteresis select |
| HYSTEN_ | PMU comparator hysteresis enable |
| INVERT_ | DATA_NDATA_ polarity control |
| LDCAL_ | Load calibration enable |
| LDDIS_ | Load disable |
| LLEAKS_ | DCL low-leak enable |
| MMODE_ | PMU measure-mode control |
| OCAL_ | DAC offset calibration |
| PMU-F_ | Force switch enable (Figure 6) |
| PMU-S_ | Sense switch enable (Figure 6) |
| PMUSENSE_ | PMU MEASV input control |
| RO_ | Driver output resistance select |
| RS_ | PMU current range select |
| SC_ | Driver slew-rate control |
| TMSEL_ | Driver terminate select control |
| TMUX_ | Factory use only. Program to 0. |

Table 17. Serial-Input Data Overview

| BIT |  |
| :---: | :--- |
| A7 | Not used. Write 0 or 1 |
| A6 | Calibration register write enable |
| A5 | Channel 1 write enable |
| A4 | Channel 0 write enable |
| A3-A0 | Register address (see Table 18) |
| D15-D0 | Register data (see Table 19) |

## Dual 1.1Gbps Pin Electronics with Integrated PMU and Level-Setting DACs

Table 18. Register Address Bits

| BITS |  |  | REGISTER |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| A3 | A2 | A1 | A0 | A6 $\mathbf{0} \mathbf{0}$ | A6 =1 |
| 0 | 0 | 0 | 0 | DCL control | DCL calibration |
| 0 | 0 | 0 | 1 | DHV level | DHV calibration |
| 0 | 0 | 1 | 0 | DLV level | DLV calibration |
| 0 | 0 | 1 | 1 | DTV level | DTV calibration |
| 0 | 1 | 0 | 0 | CHV level/PMU IVMAX | CHV calibration |
| 0 | 1 | 0 | 1 | CLV level/PMU IVMIN | CLV calibration |
| 0 | 1 | 1 | 0 | CPHV level | CPHV calibration |
| 0 | 1 | 1 | 1 | CPLV level | CPLV calibration |
| 1 | 0 | 0 | 0 | PMU control | - |
| 1 | 0 | 0 | 1 | VIN level | VIN calibration |
| 1 | 0 | 1 | 0 | VCOM level | VCOM calibration |
| 1 | 0 | 1 | 1 | VLDH level | VLDH calibration |
| 1 | 1 | 0 | 0 | VLDL level | VLDL calibration |
| 1 | 1 | 0 | 1 | VIOS/IIOS* level | VIOS/IOS* calibration |
| 1 | 1 | 1 | 0 | CLAMPHI/VHH level | CLAMPHI/VHH calibration |
| 1 | 1 | 1 | 1 | CLAMPLO level | CLAMPLO calibration |

*Channel 0 register programs the VIOS level; channel 1 register programs the IIOS level. Select channels with bits A4 and A5.
Table 19. Data Bit Assignments*

| BIT | DCL CONTROL REGISTER** | $\begin{gathered} \text { DCL } \\ \text { CALIBRATION } \\ \text { REGISTER** } \end{gathered}$ | PMU CONTROL REGISTER** | LEVEL-SETTERREGISTER | DAC GAIN AND OFFSET CALIBRATION REGISTERS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | VIN | ALL OTHERS |
| D0 | SC0 | ROO | FMODE_ | Bit 0 (LSB) | OCALO | OCALO |
| D1 | SC1 | RO1 | MMODE_ | Bit 1 | OCAL1 | OCAL1 |
| D2 | LLEAKS | RO2 | RSO_ | Bit 2 | OCAL2 | OCAL2 |
| D3 | TMSEL | RO3 | RS1_ | Bit 3 | OCAL3 | OCAL3 |
| D4 | LDDIS | HYST0 | RS2_ | Bit 4 | OCAL4 | OCAL4 |
| D5 | INVERT | HYST1 | CLENABLE_ | Bit 5 | OCAL5 | OCAL5 |
| D6 | DIFFERENTIAL | HYST2 | HIZFORCE_ | Bit 6 | OCAL6 | OCAL6 |
| D7 | LDCAL | CDRPO | HIZMEASS_ | Bit 7 | OCAL7 | OCAL7 |
| D8 | ENVHHS | CDRP1 | DISABLE_ | Bit 8 | GCALO | GCALO |
| D9 | TMUX0 = 0 | CDRP2 | PMUSENSE_ | Bit 9 | GCAL1 | GCAL1 |
| D10 | TMUX1 = 0 | - | HYSTEN_ | Bit 10 | GCAL2 | GCAL2 |

*The data bits enter the shift register in the order, MSB to LSB.
${ }^{* *}$ The DCL control, DCL calibration, and PMU control registers default to 0x0004, 0x0008, and 0x0003 respectively at power-up.

## Dual 1.1Gbps Pin Electronics with Integrated PMU and Level-Setting DACs

Table 19. Data Bit Assignments* (continued)

| BIT | FUNCTION |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | DCL CONTROL REGISTER** | $\begin{gathered} \text { DCL } \\ \text { CALIBRATION } \\ \text { REGISTER }^{\star \star} \\ \hline \end{gathered}$ | PMU CONTROL REGISTER** | LEVEL-SETTERREGISTER | DAC GAIN AND OFFSET CALIBRATION REGISTERS |  |
|  |  |  |  |  | VIN | ALL OTHERS |
| D11 | TMUX2 = 0 | - | PMU-F | Bit 11 | GCAL3 | GCAL3 |
| D12 | TMUX3 = 0 | - | PMU-S | Bit 12 | GCAL4 | GCAL4 |
| D13 | - | - | - | Bit 13 | GCAL5 | GCAL5 |
| D14 | - | - | - | Bit 14 | GCAL6 | - |
| D15 | - | - | - | Bit 15 (MSB) | - | - |

*The data bits enter the shift register in the order, MSB to LSB.
${ }^{* *} T h e ~ D C L ~ c o n t r o l, ~ D C L ~ c a l i b r a t i o n, ~ a n d ~ P M U ~ c o n t r o l ~ r e g i s t e r s ~ d e f a u l t ~ t o ~ 0 x 0004, ~ 0 x 0008, ~ a n d ~ 0 x 0003 ~ r e s p e c t i v e l y ~ a t ~ p o w e r-u p . ~$

## Level-Setting DACs

The MAX9979 includes 28 level-setting DACs that provide the DC voltage levels for the various control and monitor circuits of the 2-channel MAX9979. Some of the DACs are shared between the MAX9979 channels, and some perform dual functions within a channel (Figure 12). Important details about the operation of shared DACs are:

- VIOS share a common DAC level for both channels. VIOS DAC simultaneously updates the VIOS1 and VIOS2 levels.
- IIOS share a common DAC level for both channels. The IIOS DAC simultaneously updates the IIOS1 and IIOS2 levels.
- CLAMPHI_ and VHH_ share a common DAC level. The CLAMPHI_/VHH_ DAC simultaneously updates the CLAMPHI_ and VHH_ levels. Note that the $\mathrm{VHH}_{-}$ output is 0 to +13 V . If CLAMPHI_ is set to a negative value and the $\mathrm{VHH}_{-}$mode is selected, the $\mathrm{VHH}_{-}$output limits close to OV .
- CHV_ and IVMAX_ share a common DAC level. The CHV_/IVMAX_ DAC simultaneously updates the $\mathrm{CHV}_{-}^{-}$and IVMAX_ levels.
- CLV_ and IVMIN_ share a common DAC level. The CLV_IIVMIN_ DAC simultaneously updates the CLV_ and IVMIN_levels.
A 16-bit code that varies between $0 \times 0000$ and 0xFFFF sets all DAC levels. Table 20 presents a list of the DACs and their default values.


Figure 12. Arrangement of Shared DACs
Calibrating DAC Gain and Offset
DAC calibration registers adjust the gain and offset of each DAC. Each DAC has at least one calibration register. All DAC calibration registers are programmed with a 14-bit code, except VIN_, which uses a 15 -bit code (Table 19). The codes are divided into two fields, one field each for gain (GCAL_) and offset (OCAL_). VIN_ has a $7-$ bit field for gain and an 8-bit field for offset. All other DACs have a 6 -bit field for gain and an 8 -bit field for offset.

## Dual 1.1Gbps Pin Electronics with Integrated PMU and Level-Setting DACs

The $\mathrm{VCH}_{-}, \mathrm{VCL}_{-}$, and VIN _ DACs have duplicate calibration registers that are selected and addressed as a function of the selected DCL/PMU modes. The VCH_ and VCL_ registers each have three separate calibration registers that are used by the window comparator, the differential comparator, and the PMU comparator, respectively. The VIN_ register features six duplicate calibration registers that are selected as a function of the PMU force mode. These registers are individually addressed by first selecting the appropriate mode, then
performing the register write. After the calibration registers are programmed, the appropriate register is automatically switched in as a function of the operating mode.
Table 20 presents a list of the DAC registers and their default values. Calibration registers are programmed to default values only during a power-on reset. Asserting $\overline{\text { RST }}$ does not force the calibration registers to their default values. Table 21 summarizes the DAC register addresses. Figure 13 shows how the calibration registers affect the DAC outputs.

Table 20. DAC Power-Up and Reset Default Values

| DAC | DESCRIPTION | LEVEL-SETTING REGISTER POWER-UP AND $\overline{\text { RST VALUE }}$ | CALIBRATION REGISTER POWER-UP VALUE* |
| :---: | :---: | :---: | :---: |
| DHV_ | Driver high | 0x4000 | 0x2080 |
| DLV_ | Driver low | 0x4000 | 0x2080 |
| DTV_ | Driver term | 0x4000 | 0x2080 |
| CHV_IVMAX_ | High comparator/PMU high comparator | 0x4000 | 0x2080 |
| CLV_/IVMIN_ | Low comparator/PMU low comparator | 0x4000 | 0x2080 |
| CPHV_ | High high-impedance clamp | 0x4000 | 0x2080 |
| CPLV_ | Low high-impedance clamp | 0x4000 | 0x2080 |
| VIN_ | PMU force value | 0x4000 | 0x4080 |
| VCOM_ | Load commutation voltage | 0x4000 | 0x2080 |
| VLDH_ | Load source current | 0x4000 | 0x2080 |
| VLDL_ | Load sink current | 0x4000 | 0x2080 |
| VIOS | PMU measure voltage offset | 0x4000 | 0x2080 |
| IIOS | PMU force/measure current offset | 0x4000 | 0x2080 |
| CLAMPHI_ $\mathrm{VHH}_{-}$ | PMU high clamp/driver super voltage | 0x4000 | 0x2080 |
| CLAMPLO_ | PMU low clamp | 0x4000 | 0x2080 |

*Calibration registers not affected by $\overline{R S T}$.

## Dual 1.1Gbps Pin Electronics with Integrated PMU and Level-Setting DACs

Table 21. DAC Level-Setting and Calibration Register Addresses

| DAC | DESCRIPTION | LEVEL-SETTING REGISTER ADDRESS |  |  | CALIBRATION REGISTER ADDRESS |  |  | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Ch 0 | Ch 1 | Both | Ch 0 | Ch 1 | Both |  |
| DHV_ | Driver high | $0 \times 11$ | 0x21 | $0 \times 31$ | 0x51 | 0x61 | 0x71 | - |
| DLV_ | Driver low | $0 \times 12$ | 0x22 | 0x32 | 0x52 | 0x62 | 0x72 | - |
| DTV_ | Driver term | $0 \times 13$ | 0x23 | 0x33 | 0x53 | 0x63 | 0x73 | - |
| CHV_/VMAX_ | High comparator/PMU high comparator | 0x14 | 0x24 | $0 \times 34$ | 0x54 | 0x64 | 0x74 | 1, 3 |
| CLV_/VMIN_ | Low comparator/PMU low comparator | $0 \times 15$ | 0x25 | $0 \times 35$ | 0x55 | 0x65 | 0x75 | 2, 3 |
| CPHV_ | High high-impedance clamp | $0 \times 16$ | $0 \times 26$ | $0 \times 36$ | 0x56 | 0x66 | 0x76 | - |
| CPLV_ | Low high-impedance clamp | $0 \times 17$ | 0x27 | $0 \times 37$ | 0x57 | 0x67 | $0 \times 77$ | - |
| VIN_ | PMU force value | $0 \times 19$ | 0x29 | $0 \times 39$ | 0x59 | 0x69 | 0x79 | 3 |
| VCOM_ | Load commutation voltage | $0 \times 1 \mathrm{~A}$ | $0 \times 2 \mathrm{~A}$ | $0 \times 3 \mathrm{~A}$ | 0x5A | 0x6A | 0x7A | - |
| VLDH_ | Load source current | $0 \times 1 \mathrm{~B}$ | 0x2B | 0x3B | 0x5B | 0x6B | 0x7B | - |
| VLDL_ | Load sink current | 0x1C | 0x2C | 0x3C | 0x5C | 0x6C | 0x7C | - |
| VIOS | PMU measure voltage offset | 0x1D | - | - | 0x5D | - | - | 4 |
| IIOS | PMU force/measure current offset | - | 0x2D | - | - | 0x6D | - | 5 |
| CLAMPHI_ $\mathrm{VHH}_{-}$ | PMU high clamp/driver super voltage | 0x1E | 0x2E | 0x3E | 0x5E | 0x6E | 0x7E | 3, 6 |
| CLAMPLO_ | PMU low clamp | 0x1F | 0x2F | 0x3F | 0x5F | 0x6F | 0x7F | - |

Note 1: A common DAC is used for both the CHV_ and IVMAX_ levels.
Note 2: A common DAC is used for both the CLV_ and IVMIN_ levels.
Note 3: The CHV_ and CLV_ levels each have a pair of calibration registers. One is active when using the window comparator; the other is active when using the differential comparator. The VIN_ level has six calibration registers corresponding to the force voltage and the five ranges of force current modes of the PMU. The CLAMPHI_, VHH_, IVMAX_, and IVMIN_ levels each have their own dedicated calibration register. Addressing any of these calibration registers requires device mode settings (Table 22) as well as the register's address.
Note 4: The VIOS level is common to both channels. A channel 0 DAC is used to generate VIOS.
Note 5: The IIOS level is common to both channels. A channel 1 DAC is used to generate IIOS.
Note 6: A common DAC is used for both the CLAMPHI_ and $\mathrm{VHH}_{-}$levels.

# Dual 1.1Gbps Pin Electronics with Integrated PMU and Level-Setting DACs 



Figure 13. DAC Calibration Registers

## Dual 1.1Gbps Pin Electronics with Integrated PMU and Level-Setting DACs

An example calibration sequence follows:

1) Power up the MAX9979. This sets the level-setting DACs to their default OV values, and the gain and offset calibration registers to their default midscale values (Table 20).
2) Gain calibration (gain must be calibrated before calibrating offset).
a. Program a level-setting DAC to its minimum value and measure the output voltage (VOUT_MIN). Then, reprogram the DAC to its maximum value and again measure the output voltage (VOUT_MAX). Calculate the gain using the following equation:

$$
\text { GAIN }=\frac{V_{\text {OUT_MAX }}-V_{\text {OUT_MIN }}}{V_{\text {SET_MAX }}-V_{\text {SET_MIN }}}
$$

where VSET_MAX and VSET_MIN are the desired gain calibration points.
b. Set the DACs gain calibration register until the gain is as close to 1 as possible. This calibrates the gain for the DAC. Record the gain calibration register value for later use.
3) Offset calibration (must be done after the gain calibration).
a. Set the level of the DAC to the desired offset calibration point (e.g., midscale).
b. Measure VouT_ and compare it to the expected output.
c. Adjust the offset calibration register until VOUT_ is as close as possible to the expected voltage. Record the value of the offset calibration register for later use.
4) Repeat the above procedure for all DACs that need calibration, recording each of the gain and offset calibration register settings for later use.
The prior procedure only needs to be done once. Each time the power is cycled, simply reprogram the gain and offset registers using the recorded values.
Table 22 presents the mode settings required to access the calibration registers of the shared DACs. In some cases there is more than one way to access the register.

Table 22. Mode-Control Settings to Access Calibration Registers of Shared DACs

| CALIBRATION REGISTER |  | SERIAL-INTERFACE BITS |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DAC | MODE | HIZFORCE | DIFFERENTIAL1 | FMODE | MMODE_ | RS_BIT |  |  |
|  |  | HzFORCE |  |  |  | 2 | 1 | 0 |
| CLV_, CHV_ | Window | 0 | 0 | X | X | X | X | X |
|  | Differential | 0 | 1 | X | X | X | X | X |
| IVMAX_, IVMIN_ | - | 1 | X | X | X | X | X | X |
| CLAMPHI_ | - | 1 | X | X | X | X | X | X |
| VHH_ | - | 0 | X | X | X | X | X | X |
| VIN_ | FV* | 0 | X | X | 0 | X | X | X |
|  |  | 1 | X | 0 | X |  |  |  |
|  | Fl Range A | 1 | X | 1 | X | 1 | X | X |
|  |  | 0 | X | X | 1 | 1 | X | X |
|  | Fl Range B* | 0 | X | X | 1 | 0 | 1 | 1 |
|  |  | 1 | X | 1 | X |  |  |  |
|  | Fl Range ${ }^{\text {* }}$ | 0 | X | X | 1 | 0 | 1 | 0 |
|  | Frange | 1 | X | 1 | X | 0 | 1 | 0 |
|  |  | 0 | X | X | 1 |  | 0 |  |
|  | Range | 1 | X | 1 | X |  |  |  |
|  | Range E* | 0 | X | X | 1 | 0 | 0 | 0 |
|  | Range | 1 | X | 1 | X | 0 | 0 | 0 |

*Any of these conditions allow access to the calibration register.

# Dual 1.1Gbps Pin Electronics with Integrated PMU and Level-Setting DACs 

## DAC Output Level Transfer Functions

 Each of the MAX9979 analog DAC levels is set with a transfer function that includes the 16-bit DAC code setting, the gain code setting, and the offset code setting. The VDAC and Vvindac expressions below present the basic DAC transfer functions. Each DAC has a voltage output range of -2.5 V to +7.5 V (typ). Thirteen of these DACs are identical and generate a potential according to the following equation:$$
\left.\begin{array}{rl}
V_{\text {DAC }} & =\left(\begin{array}{l}
\left(\frac{\mathrm{DAC}_{\text {CODE }}}{16384}-1\right) \times\left(V_{\text {REF }}-\mathrm{V}_{\mathrm{DGS}}\right)+ \\
(\mathrm{OFFSET} \text { CODE }
\end{array} \times 0.001\right)-0.128
\end{array}\right) .
$$

A separate DAC (VIN_) is used for the PMU force value. This DAC has a finer gain adjustment resolution and follows the equation:

$$
\begin{aligned}
V_{\text {VINDAC }}= & \binom{\left(\frac{\text { DAC }_{\text {CODE }}}{16384}-1\right) \times\left(\mathrm{V}_{\text {REF }}-\mathrm{V}_{\mathrm{DGS}}\right)}{+\left(\mathrm{OFFSE}_{\mathrm{CODE}} \times 0.001\right)-0.128} \\
& \times\left(0.98+0.02 \times\left(\frac{\mathrm{GAIN}_{\text {CODE }}}{64}\right)\right)+\mathrm{V}_{\mathrm{DGS}}
\end{aligned}
$$

For all DACs, the offset code is an integer value between 0 and 255. The VIN_DAC gain code is an integer value between 0 and 127, and for all other DACs the gain code is an integer value between 0 and 63. Offset and gain codes are based on the calibration register settings.

Table 23. DAC Transfer Functions

| LEVEL | LEVEL TRANSFER FUNCTION |
| :---: | :---: |
| DHV_ | $V_{\text {DAC }} \times$ DHV_gain + DHV_ offset |
| DLV_ | V ${ }_{\text {dAC }} \times$ DLV_ gain + DLV_ offset |
| DTV_ | $V_{\text {DAC }} \times$ DTV_ gain + DTV_ offset |
| CHV_ | $V_{\text {DAC }} \times$ CHV_ gain + CHV_ offset |
| IVMAX_ | VDAC $\times$ IVMAX_ gain + IVMAX_ offset |
| CLV_ | V ${ }_{\text {dAC }} \times$ CLV_ gain + CLV_ offset |
| IVMIN_ | VDAC $\times$ IVMIN_ gain + IVMIN_ offset |
| CPHV_ | $V_{\text {DAC }} \times$ CPHV_ gain + CPHV_ offset |
| CPLV_ | V ${ }_{\text {dAC }} \times$ CPLV_ gain + CPLV_ offset |
| VIN_ (FVMI) | $V_{\text {VINDAC }} \times$ PMU_FV_ gain + PMU_FV_ offset |
| VIN_ (FIMV 50mA) | (VVINDAC - VIIOS) $\times$ ( $50 \mathrm{~mA} / 4 \mathrm{~V}$ ) $\times$ PMU_FI_ gain + PMU_Fl_ offset |
| VIN_ (FIMV 2mA) | (VVINDAC - VIIIOS $) \times(2 \mathrm{~mA} / 4 \mathrm{~V}) \times$ PMU_FI_ gain + PMU_FI_ offset |
| VIN_ (FIMV 200_A) | $(\mathrm{V}$ VINDAC - VIIIOS $) \times\left(200 \_\right.$A/4V) $\times$PMU_Fl_ gain + PMU_FI_ offset |
| VIN_ (FIMV 20_A) | (VVINDAC - VIIIS) $\times$ ( 20 _A/4V) $\times$ PMU_FI_ gain + PMU_FI_ offset |
| VIN_ (FIMV 2_A) | (VVINDAC - VIIIOS) x (2_A/4V) x PMU_FI_ gain + PMU_Fl offset |
| VCOM_ | VDAC $\times$ VCOM_ gain + VCOM_ offset |
| VLDH_ | $($ VAAC - DGS $\times(20 \mathrm{~mA} / 6 \mathrm{~V}) \times$ VLDH_ gain + VLDH_ offset |
| VLDL_ | (VDAC - DGS $\times$ ( $20 \mathrm{~mA} / 6 \mathrm{~V}$ ) $\times$ VLDL_ gain + VLDL_ offset |
| VIOS | $((\mathrm{V} A \mathrm{C}$ + DGS)/2) $\times$ VIOS gain + VIOS offset |
| IIOS | $((\mathrm{V}$ DAC + REF)/2) $\times$ IIOS gain + IIOS offset |
| VHH_ | (VDAC - DGS) $\times 2 \times \mathrm{VHH}$ |
| CLAMPHI_ (Voltage) | V ${ }_{\text {DAC }} \times$ CLAMPHI_ gain + CLAMPHI_ offset |
| CLAMPHI_ (Current) | (VDAC - VIIOS) $\times$ FSR/2V $\times$ CLAMPHI_ gain + CLAMPHI_ offset |
| CLAMPLO_ (Voltage) | VDAC $\times$ CLAMPLO_ gain + CLAMPLO_ offset |
| CLAMPLO_ (Current) | (VDAC - VIIISS) $\times$ FSR/2V x CLAMP_LO_ gain + CLAMPLO_ offset |

- Values for PMU_FI_ gain and PMU_FI_ offset are different for each PMU current range.
- VLDH_ and VLDL_ levels less than zero are truncated.
- Full-scale range is dependent upon the PMU current range. Values are $100 \mathrm{~mA}, 4 \mathrm{~mA}, 400 \mu \mathrm{~A}, 40 \mu \mathrm{~A}$, and $4 \mu \mathrm{~A}$ for ranges A-E, respectively.
- Values for CLAMPHI_ gain, CLAMPLO_gain, CLAMPHI_ offset, and CLAMPLO_ offset vary with PMU force mode and current range.


# Dual 1.1Gbps Pin Electronics with Integrated PMU and Level-Setting DACs 

The VDAC voltages are then utilized for the various signal paths within the MAX9979 (i.e., driver level DHV_). Each of these signal paths have inherent gain and offset errors, denoted as _gain and _offset terms in the Level Transfer Function column in Table 23. These error terms are presented to convey the non-ideal gain and offset of the signal paths-they do not have a specified value. The GAINcode and OFFSETcode features of each DAC are designed to correct for these errors to make the level transfer function expressions, and therefore, the final signal path outputs (e.g., DHV_) more ideal.

## Applications Information

## Device Power-Up State

Upon power-up, the DCL enters low-leak mode and the PMU enters high-impedance mode. The DCL control, DCL calibration, and PMU control registers default to
$0 \times 0004,0 \times 0008$, and $0 x 0003$, respectively. For initial power-up values for the level-setting registers, see Table 20. Power supplies may be powered on in any sequence.

## Power-Supply Considerations

Bypass each supply input to GND and REF to DGS with $0.1 \mu \mathrm{~F}$ capacitors (Figure 13). Additionally, use bulk bypassing of at least $10 \mu \mathrm{~F}$ where the power-supply connections meet the circuit board.

Exposed Pad
The exposed pad is internally connected to ground. Connect to a open copper PCB ground plane or heatsink to maximize thermal performance. Not intended as an electrical connection point.

Pin Configuration


# Dual 1.1Gbps Pin Electronics with Integrated PMU and Level-Setting DACs 

Typical Operating Circuit


PROCESS: BICMOS Chip Information

## Package Information

For the latest package outline information and land patterns (footprints), go to www.maxim-ic.com/packages. Note that a " + ", "\#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

| PACKAGE <br> TYPE | PACKAGE <br> CODE | OUTLINE NO. | LAND <br> PATTERN NO. |
| :---: | :---: | :---: | :---: |
| 68 TQFN-EP-IDP | T6800RN +6 | $\underline{21-0192}$ | $\underline{90-0090}$ |

## Dual 1.1Gbps Pin Electronics with Integrated PMU and Level-Setting DACs

| REVISION NUMBER | REVISION DATE | DESCRIPTION | PAGES CHANGED |
| :---: | :---: | :---: | :---: |
| 0 | 6/08 | Initial release | - |
| 1 | 10/08 | Corrected error in Table 2 and formula on page 57 | 36, 57 |
| 2 | 12/08 | Added new Tables 6 and 7 and renumbered subsequent tables | $\begin{gathered} 37,38,41,42,44, \\ 45,46,48,50-54, \\ 56,57,58 \end{gathered}$ |
| 3 | 4/09 | Made spec changes and clarifications | 5-8, 20, 57 |
| 4 | 6/09 | Corrected Typical Operating Circuit | 59 |
| 5 | 1/11 | Updated Pin Description, Exposed Pad section, and Package Information | 33, 58, 59 |
| 6 | 8/11 | Clarified use of exposed die attach pad | 33, 58 |


[^0]:    *Normal operation is with VIVMAX > VIVMIN. This condition has VIVMIN > VIVMAX. This does not cause any problems with the operation of the comparators.

